74LVXC3245
OCTAL DUAL SUPPLY BUS TRANSCEIVER
s
s
s
s
s
s
s
HIGH SPEED:
t
PD
= 8ns (MAX.) at T
A
=25°C
V
CCA
= 3.3V, V
CCB
= 5.0V
LOW POWER DISSIPATION:
I
CCA
= I
CCB
= 5µA(MAX.) at T
A
=25°C
LOW NOISE: V
OLP
=0.3V (TYP.) at
V
CCA
=3.3V
SYMMETRICAL OUTPUT IMPEDANCE:
|I
OH
| = I
OL
= 24mA (MIN)
BALANCED PROPAGATION DELAYS:
t
PLH
≅
t
PHL
OPERATING VOLTAGE RANGE:
V
CCA
(OPR) = 2.7V to 3.6V (1.2V Data Retention)
V
CCB
(OPR) = 2.7V to 5.5V (1.2V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES C3245
IMPROVED LATCH-UP IMMUNITY
SOP
TSSOP
Table 1: Order Codes
PACKAGE
SOP
TSSOP
DESCRIPTION
The 74LVXC3245 is a dual supply 8 bit
configurable low voltage CMOS OCTAL BUS
TRANSCEIVER fabricated with sub-micron silicon
gate and double-layer metal wiring C
2
MOS
technology. Designed for use as an interface
between a 3.3V bus and a 3.3V to 5V bus in a
mixed 3.3V/5V supply systems, it achieves high
speed operation while maintaining the CMOS low
power dissipation.
Figure 1: Pin Connection And IEC Logic Symbols
te
le
so
b
O
ro
P
uc
d
s)
t(
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
DIR input. The enable input G can be used to
disable the device so that the buses are effectively
isolated.
The A-port interfaces with the 3V bus, the B-port
with the 5V bus.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
O
-
so
b
t
le
r
P
e
du
o
T&R
s)
t(
c
74LVXC3245MTR
74LVXC3245TTR
August 2004
Rev. 4
1/14
74LVXC3245
Figure 2: Input And Output Equivalent Circuit
Table 2: Pin Description
PIN N°
2
3, 4, 5, 6, 7,
8, 9, 10
21, 20, 19,
18, 17, 16,
15, 14
22
11, 12, 13
23
1
24
SYMBOL
DIR
A1 to A8
B1 to B8
NAME AND FUNCTION
Directional Control
Data Inputs/Outputs
Data Inputs/Outputs
G
GND
NC
V
CCA
V
CCB
Output Enable Input
Ground (0V)
Not Connected
Positive Supply Voltage
Positive Supply Voltage
Table 3: Truth Table
INPUTS
G
L
L
H
X : Don’t Care
Z : High Impedance
FUNCTION
DIR
L
H
X
A BUS
OUTPUT
INPUT
Z
B BUS
Table 4: Absolute Maximum Ratings
Symbol
V
CCA
V
CCB
V
I
V
I/OA
V
I/OB
I
IK
I
OK
I
OA
I
OB
Supply Voltage
Supply Voltage
DC Input Voltage
DC I/O Voltage
DC I/O Voltage
Parameter
I
CCA
I
CCB
P
d
T
stg
T
L
et
l
so
b
O
DC Input Diode Current
DC Output Diode Current
DC Output Current
DC Output Current
DC V
CC
or Ground Current
DC V
CC
or Ground Current
Power Dissipation
Storage Temperature
Lead Temperature (10 sec)
P
e
od
r
uc
s)
t(
O
-
so
b
INPUT
OUTPUT
Z
t
le
r
P
e
Value
du
o
A=B
B=A
Z
s)
t(
c
OUTPUT
Unit
V
V
V
V
V
mA
mA
mA
mA
mA
mA
mW
°C
°C
-0.5 to +7.0
-0.5 to +7.0
-0.5 to V
CCA
+ 0.5
-0.5 to V
CCA
+ 0.5
-0.5 to V
CCB
+ 0.5
±
20
±
50
±
50
±
50
±
200
±
100
180
-65 to +150
300
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
2/14
74LVXC3245
Table 5: Recommended Operating Conditions
Symbol
V
CCA
V
CCB
V
I
V
I/OA
V
I/OB
T
op
dt/dv
Supply Voltage (note 1)
Supply Voltage (note 1)
Input Voltage
I/O Voltage
I/O Voltage
Operating Temperature
Input Rise and Fall Time (note 2)
Parameter
Value
2.7 to 3.6
2.7 to 5.5
0 to V
CCA
0 to V
CCA
0 to V
CCB
-55 to 125
0 to 10
Unit
V
V
V
V
V
°C
1) V
IN
from 30% to 70% of V
CC
2) V
CCA
= 2.7 to 3.6V; V
CCB
= 2.7 to 5.5V;
Table 6: DC Specifications For V
CCA
Test Condition
Symbol
Parameter
V
CCA
V
CCB
(V)
(V)
2.7
3.0
3.6
2.7
3.0
3.6
3.0
3.0
3.0
2.7
V
OLA
2.7
3.0
3.0
2.7
2.7
3.6
3.6
3.0
3.6
5.5
3.0
3.6
5.5
3.0
3.0
3.0
3.0
T
A
= 25 °C
Min.
2.0
2.0
2.0
Typ.
Value
Max.
V
IHA
High Level Input
Voltage
Low Level Input
Voltage
High Level
Output Voltage
V
ILA
V
OHA
I
IA
te
le
so
b
O
Low Level Output
Voltage
Input Leakage
Current
High Impedance
Output Leakage
Current
Quiescent Supply
Current
Quiescent V
CCA
Supply Current
as B Port Floats
Maximum
Quiescent Supply
Current / Input
(An, DIR, G)
ro
P
4.5
3.0
3.0
3.0
4.5
5.5
5.5
uc
d
I
O
=-100
µA
I
O
=-12 mA
I
O
=-24 mA
I
O
=-12 mA
)-
(s
t
b
O
so
t
le
-40 to 85 °C -55 to 125°C Unit
Min.
2.0
2.0
2.0
0.8
0.8
0.8
2.9
2.46
2.25
2.2
2.0
2.9
2.46
2.25
2.2
2.0
0.1
0.44
0.44
0.5
±
1
±
5
0.1
0.44
0.44
0.5
±
1
±
5
µA
µA
V
V
Max.
Min.
2.0
2.0
2.0
0.8
0.8
0.8
Max.
V
r
P
e
du
o
s)
t(
c
ns/V
0.8
0.8
0.8
V
2.9
2.99
2.85
2.65
2.5
2.3
0.0
0.21
0.11
0.22
0.1
0.36
0.36
0.42
±
0.1
±
0.5
2.56
2.35
2.3
2.1
I
O
=-24 mA
I
O
=100
µA
I
O
=24 mA
I
O
=12 mA
I
O
=24 mA
V
I
= V
CC
or GND
V
IA
= V
IHA
or V
ILA
V
IB
= V
IHB
or V
ILB
V
I/OA
= V
CCA
or
GND
V
IA
= V
CCA
or GND
V
IB
= V
CCB
or GND
I
OZA
I
CCtA
I
CCtAF
3.6
3.6
5.5
5
5
50
50
50
50
µA
µA
Open V
IA
= V
CCA
or GND
G= DIR = V
CCA
V
IB
= Open
5.5
V
IA
= V
CCA
- 0.6V
V
IB
= V
CCB
or GND
∆I
CCtA
3.6
0.35
0.5
0.5
mA
3/14
74LVXC3245
Table 8: Dynamic Switching Characteristics
Test Condition
Symbol
Parameter
V
CCA
V
CCB
(V)
(V)
3.3
3.3
3.3
3.3
3.3
3.3
3.3
3.3
5.5
5.5
5.5
5.5
5.5
5.5
5.5
5.5
0.8
0.8
2
-0.8
-1.2
T
A
= 25 °C
Min.
Typ.
1.0
-0.6
0.8
-0.5
2
1.2
V
Max.
1.5
V
Value
-40 to 85 °C -55 to 125°C Unit
Min.
Max.
Min.
Max.
V
OLPA
V
OLPB
V
IHDA
V
ILDA
V
IHDB
V
ILDB
Dynamic Low Level
Quiet Output
(note 1, 2)
Dynamic Low Level
Quiet Output
(note 1, 2)
Dynamic High Voltage
Input (note 1, 3)
Dynamic Low Voltage
Input (note 1, 3)
Dynamic High Voltage
Input (note 1, 3)
Dynamic Low Voltage
Input (note 1, 3)
1) Worst case package
2) Max number of output defined as (n). Data inputs are driven 0V to 3.3V, (n-1) outputs switching and one output at GND
3) Max number of data inputs (n) switching. (n-1) switching 0V to 3.3V. Inputs under test switching: 3V to threshold (V
ILD
). 0V to threshold
(V
IHD
) f = 1MHz
te
le
so
b
O
ro
P
uc
d
s)
t(
O
-
so
b
t
le
r
P
e
du
o
s)
t(
c
V
V
V
V
5/14
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
