电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SiT8033AC-24-18A-1600000X

产品描述Standard Clock Oscillators 16MHz 1.8Volts 100ppm -20C +70C
产品类别无源元件   
文件大小341KB,共4页
制造商SiTime
下载文档 详细参数 全文预览

SiT8033AC-24-18A-1600000X在线购买

供应商 器件名称 价格 最低购买 库存  
SiT8033AC-24-18A-1600000X - - 点击查看 点击购买

SiT8033AC-24-18A-1600000X概述

Standard Clock Oscillators 16MHz 1.8Volts 100ppm -20C +70C

SiT8033AC-24-18A-1600000X规格参数

参数名称属性值
产品种类
Product Category
Standard Clock Oscillators
制造商
Manufacturer
SiTime
RoHSDetails
产品
Product
MEMS Oscillators
系列
Packaging
Reel
工厂包装数量
Factory Pack Quantity
250

文档预览

下载PDF文档
SiT8033
Low Power 2-Frequency Select Oscillator
Features, Benefits and Applications
The world’s lowest power programmable oscillator with 3.2 mA typical active current
Selectable Output Frequency: F
0
or F
1
where F
1
= F
0/
2, F
0/
3, F
0/
4, or F
0/
8
1-110 MHz frequency range
LVCMOS/LVTTL compatible output
Frequency stability as low as ±20 PPM
Four industry-standard packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm
All-silicon device with outstanding reliability of 2 FIT (10x improvement over quartz-based devices),
enhancing system mean-time-to-failure (MTBF)
Outstanding mechanical robustness for portable applications
Ultra short lead time
Ideal for applications with common and related frequencies: 48/24/12 MHz for USB, 50/25 MHz for
Ethernet, 24.576/12.288 MHz for audio, 54/27 MHz for video, 66/33 MHz for CPU
Specifications
Electrical Characteristics
Parameter
Frequency Range
Output Frequency
Symbol
f
F
0
F
1
Frequency Stability
F_stab
Min.
1
2
1
-20
-25
-30
-50
Aging
Operating Temperature Range
Supply Voltage
Ag
T_use
Vdd
-1.0
-20
-40
1.71
2.25
2.52
2.97
45
40
-
90%
Typ.
1.8
2.5
2.8
3.3
3.7
3.2
50
50
1
1.3
Max.
110
110
55
+20
+25
+30
+50
1.0
+70
+85
1.89
2.75
3.08
3.63
4.1
3.5
55
60
2
2.5
Unit
MHz
MHz
MHz
PPM
PPM
PPM
PPM
PPM
°C
°C
V
V
V
V
mA
mA
%
%
ns
ns
Vdd
Condition
The actual output frequency of the CLK pin is selected by the FS
(frequency select pin) to be either F
0
or F
1
.
Inclusive of: Initial stability, operating temperature, rated power,
supply voltage change, load change, shock and vibration
± 20 PPM available in extended commercial
temperature only
1st year at 25°C
Extended Commercial
Industrial
Current Consumption
Duty Cycle
Rise/Fall Time
Output Voltage High
Idd
DC
Tr, Tf
VOH
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
All Vdds. f <= 75 MHz
All Vdds. f > 75 MHz
20% - 80% Vdd=2.5 V, 2.8 V or 3.3 V, 15 pf load
20% - 80% Vdd=1.8 V, 15 pf load
IOH = -4 mA (Vdd = 3.3 V)
IOH = -3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOH = -2 mA (Vdd = 1.8 V)
IOL = 4 mA (Vdd = 3.3 V)
IOL = 3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOL = 2 mA (Vdd = 1.8 V)
At maximum frequency and supply voltage. Contact SiTime for
higher output load option.
Pin 1, OE or ST
Pin 1, OE or ST
Measured from the time Vdd reaches its rated minimum value
Measured from the time ST pin crosses 50% threshold
f = 75 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
f = 75 MHz, Vdd = 1.8 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 2.5 V, 2.8 V, or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 1.8 V
Output Voltage Low
VOL
10%
Vdd
Output Load
Input Voltage High
Input Voltage Low
Startup Time
Resume Time
RMS Period Jitter
RMS Phase Jitter (random)
Ld
VIH
VIL
T_osc
T_resume
T_jitt
T_phj
70%
3.0
0.6
0.8
15
30%
10
4
4.0
6.5
pF
Vdd
Vdd
ms
ms
ps
ps
ps
ps
SiTime Corporation
Rev. 1.4
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised May 30, 2010
运算放大器输出驱动能力的确定
14135运算放大器输出驱动能力的确定...
lambooth FPGA/CPLD
74LS电路系列名称解释
74LS电路系列名称解释 ---------------------------------------------------- 型号 内容 ---------------------------------------------------- 74ls00 2输入四与非门 7 ......
fish001 模拟与混合信号
最好的(没有之一的)放大器书籍——《你好,放大器》pdf下载
本帖最后由 电路艺术 于 2015-12-16 14:05 编辑 看到引言我就喜欢这本书,真的应该是最好的放大器技术书籍,ADI邀请西安交大杨建国教授写的,语言简单易懂、轻松活泼。虽然看了电子版,还是 ......
电路艺术 ADI 工业技术
在IAR编译器中使用NEC 78K0系列单片机_转
在IAR编译器中使用NEC 78K0系列单片机_转 最近在IAR编译器下针对NEC的78K0系列单片机作了一些开发。主要原因是IAR的编译器确实编译效果不错啊。最大体现就是编译出的代码空间比较 ......
liweisdut 单片机
学习Z-Stack过程中,几篇感到有用的下载文章
在学习Z-Stack过程中,这几篇文章写得不错,值得一看。...
lvhoujun 无线连接
GSM教你理解verilog HDL语言的一些概念
一:基本Verilog中的变量有线网类型和寄存器类型。线网型变量综合成wire,而寄存器可能综合成WIRE,锁存器和触发器。二:verilog语句结构到门级的映射1、连续性赋值:assign连续性赋值语句逻辑 ......
北斗神猴 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1104  2543  2350  1043  329  1  44  53  42  41 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved