RP154x Series
300 mA Ultra-small Dual LDO Regulator
No. EA-202-171005
OUTLINE
The RP154x is a CMOS-based voltage regulator that provides high ripple rejection, low dropout voltage, high
output voltage accuracy, and low supply current. Internally, the RP154x consists of a voltage reference unit,
an error amplifier, resistors for setting output voltage, a short current limit circuit and a chip enable circuit.
The RP154x is available in fixed output voltage options. Besides the low supply current by CMOS, the RP154x
offers a low dropout voltage by built-in low ON resistance Tr. as well as an extended battery life by a chip
enable function. Compared with the existing CMOS-based regulators, the RP154x is further improved in ripple
rejection, line transient response, and load transient response. All these features allow the RP154x to become
ideal power sources for hand-held communication equipment.
The RP154x is offered in a 6-pin SOT-23-6 package for a single input type and an 8-pin DFN1216-8 package
for a dual input type. Both packages are equipped with two LDOs which can achieve high-density mounting.
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
Supply Current ..................................................................... Typ. 50 µA x 2 (VR1 & VR2)
Standby Current ................................................................... Typ. 0.1µA x 2 (VR1 & VR2)
Input Voltage Range............................................................. 1.4 V to 5.25 V
Output Voltage Range .......................................................... 0.8 V to 3.7 V (0.1 V steps)
Output Voltage Accuracy ......................................................
±1.0%
(V
SET
> 2.0 V, Ta = 25°C)
Temperature-Drift Coefficient of Output Voltage .................. Typ. ±80 ppm/°C
Dropout Voltage ................................................................... Typ. 0.25 V (I
OUT
= 300 mA, V
SET
= 2.5 V)
Ripple Rejection ................................................................... Typ. 75 dB (f = 1 kHz)
Line Regulation .................................................................... Typ. 0.02%/V
Packages ............................................................................ DFN1216-8, SOT-23-6
Short-current Limit Circuit .................................................... Typ. 60 mA
Overcurrent Protection Circuit
Ceramic Capacitor Compatible ............................................ 1.0 µA or more
APPLICATIONS
•
•
•
Power source for portable communication equipment.
Power source for electrical appliances such as cameras, VCRs and camcorders.
Power source for battery-powered equipment.
1
RP154x
No. EA-202-171005
SELECTION GUIDE
The set output voltage, the package type and the auto discharge function
(1)
are user-selectable options.
Selection Guide
Product Name
RP154L0xx∗-E2
RP154N0xx∗-TR-FE
Package
DFN1216-8
SOT-23-6
Quantity per Reel
5,000 pcs
3,000 pcs
Pb Free
Yes
Yes
Halogen Free
Yes
Yes
xx: Specify the combination of set output voltage (V
SET
) within the range of 0.8 V to 3.7 V in 0.1 V step. .
∗:
The auto discharge function at off state are options as follows.
(A) Auto-discharge function included, Active-high
(B) Auto-discharge function not included, Active-high
BLOCK DIAGRAMS
CE1
V
OUT1
Error Amp.
Vref
Current Limit
R1_1
R2_1
V
DD
GND
R1_2
Error Amp.
Vref
R2_2
Current Limit
CE2
V
OUT2
RP154NxxxA Block Diagram
Auto-discharge function quickly lowers the output voltage to 0 V by releasing the electrical charge accumulated in the
external capacitor when the chip enable signal is switched from the active mode to the standby mode.
(1)
2
RP154x
No. EA-202-171005
PIN DESCRIPTIONS
Top View
8
7
6
5
5
Bottom View
6
7
8
6
5
4
(1)
(mark side)
1
2
3
4
4
3
2
1
1
1
2
3
DFN1216-8 Pin Configuration
SOT-23-6 Pin Configuration
DFN1216-8 Pin Description
Pin No.
Symbol
1
2
3
4
5
6
7
8
GND
VOUT1
VOUT2
GND
CE2
VDD2
VDD1
CE1
Ground Pin
(2)
Output Pin 1
Output Pin 2
Ground Pin
(2)
Description
Chip Enable Pin 2, Active-high
Input Pin
Input Pin
Chip Enable Pin 1, Active-high
SOT-23-6 Pin Description
Pin No.
Symbol
1
2
3
4
5
6
CE1
VDD
CE2
VOUT2
GND
VOUT1
Description
Chip Enable Pin 1 ("H" Active)
Input Pin
Chip Enable Pin 2 ("H" Active)
Output Pin 2
Ground Pin
Output Pin 1
Tab is GND level. (They are connected to the reverse side of this IC). The tab is better to be connected to the GND,
but leaving it open is also acceptable.
(2)
The GND pin must be wired together when it is mounted on board.
(1)
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
