电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MUN2213T1

产品类别分立半导体    晶体管   
文件大小149KB,共12页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 详细参数 选型对比 全文预览

MUN2213T1在线购买

供应商 器件名称 价格 最低购买 库存  
MUN2213T1 - - 点击查看 点击购买

MUN2213T1规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称ON Semiconductor(安森美)
零件包装代码SC-59
包装说明CASE 318D-04, SC-59, 3 PIN
针数3
制造商包装代码CASE 318D-04
Reach Compliance Codenot_compliant
ECCN代码EAR99
Factory Lead Time1 week
其他特性BUILT-IN BIAS RESISTOR RATIO IS 1
最大集电极电流 (IC)0.1 A
集电极-发射极最大电压50 V
配置SINGLE WITH BUILT-IN RESISTOR
最小直流电流增益 (hFE)80
JESD-30 代码R-PDSO-G3
JESD-609代码e0
湿度敏感等级1
元件数量1
端子数量3
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型NPN
最大功率耗散 (Abs)0.2 W
认证状态Not Qualified
表面贴装YES
端子面层Tin/Lead (Sn80Pb20)
端子形式GULL WING
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON

文档预览

下载PDF文档
MUN2211, MMUN2211L,
MUN5211, DTC114EE,
DTC114EM3, NSBC114EF3
Digital Transistors (BRT)
R1 = 10 kW, R2 = 10 kW
NPN Transistors with Monolithic Bias
Resistor Network
This series of digital transistors is designed to replace a single
device and its external resistor bias network. The Bias Resistor
Transistor (BRT) contains a single transistor with a monolithic bias
network consisting of two resistors; a series base resistor and a base−
emitter resistor. The BRT eliminates these individual components by
integrating them into a single device. The use of a BRT can reduce
both system cost and board space.
Features
PIN 1
BASE
(INPUT)
http://onsemi.com
PIN CONNECTIONS
PIN 3
COLLECTOR
(OUTPUT)
R1
R2
PIN 2
EMITTER
(GROUND)
MARKING DIAGRAMS
SC−59
CASE 318D
STYLE 1
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
S and NSV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q101
Qualified and PPAP Capable
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
MAXIMUM RATINGS
(T
A
= 25°C)
Rating
Collector−Base Voltage
Collector−Emitter Voltage
Collector Current
Continuous
Input Forward Voltage
Input Reverse Voltage
Symbol
V
CBO
V
CEO
I
C
V
IN(fwd)
V
IN(rev)
Max
50
50
100
40
10
Unit
Vdc
Vdc
mAdc
Vdc
Vdc
XX MG
G
1
XXX MG
G
1
XX MG
G
1
XX M
1
XX M
1
XM 1
XXX
M
G
SOT−23
CASE 318
STYLE 6
SC−70/SOT−323
CASE 419
STYLE 3
SC−75
CASE 463
STYLE 1
SOT−723
CASE 631AA
STYLE 1
SOT−1123
CASE 524AA
STYLE 1
Stresses exceeding those listed in the Maximum Ratings table may damage the
device. If any of these limits are exceeded, device functionality should not be
assumed, damage may occur and reliability may be affected.
= Specific Device Code
= Date Code*
= Pb−Free Package
(Note: Microdot may be in either location)
*Date Code orientation may vary depending
upon manufacturing location.
ORDERING INFORMATION
See detailed ordering, marking, and shipping information in
the package dimensions section on page 2 of this data sheet.
©
Semiconductor Components Industries, LLC, 2014
February, 2014
Rev. 6
1
Publication Order Number:
DTC114E/D

MUN2213T1相似产品对比

MUN2213T1 MUN2231T1G MUN2231T1 MUN2241T1G
描述 Bipolar Transistors - Pre-Biased 100mA 50V BRT NPN Bipolar Transistors - Pre-Biased 100mA 50V BRT NPN
厂商名称 ON Semiconductor(安森美) ON Semiconductor(安森美) ON Semiconductor(安森美) ON Semiconductor(安森美)
零件包装代码 SC-59 SC-59 SC-59 SC-59
包装说明 CASE 318D-04, SC-59, 3 PIN SMALL OUTLINE, R-PDSO-G3 CASE 318D-04, SC-59, 3 PIN SMALL OUTLINE, R-PDSO-G3
针数 3 3 3 3
制造商包装代码 CASE 318D-04 318D-04 CASE 318D-04 318D-04
Reach Compliance Code not_compliant compliant not_compliant compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99
其他特性 BUILT-IN BIAS RESISTOR RATIO IS 1 BUILT-IN BIAS RESISTOR RATIO IS 1 BUILT-IN BIAS RESISTOR RATIO IS 1 BUILT-IN BIAS RESISTOR
最大集电极电流 (IC) 0.1 A 0.1 A 0.1 A 0.1 A
集电极-发射极最大电压 50 V 50 V 50 V 50 V
配置 SINGLE WITH BUILT-IN RESISTOR SINGLE WITH BUILT-IN RESISTOR SINGLE WITH BUILT-IN RESISTOR SINGLE WITH BUILT-IN RESISTOR
最小直流电流增益 (hFE) 80 8 8 160
JESD-30 代码 R-PDSO-G3 R-PDSO-G3 R-PDSO-G3 R-PDSO-G3
JESD-609代码 e0 e3 e0 e3
湿度敏感等级 1 1 1 1
元件数量 1 1 1 1
端子数量 3 3 3 3
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
峰值回流温度(摄氏度) NOT SPECIFIED 260 240 260
极性/信道类型 NPN NPN NPN NPN
最大功率耗散 (Abs) 0.2 W 0.338 W 0.338 W 0.338 W
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified
表面贴装 YES YES YES YES
端子面层 Tin/Lead (Sn80Pb20) Tin (Sn) Tin/Lead (Sn/Pb) Tin (Sn)
端子形式 GULL WING GULL WING GULL WING GULL WING
端子位置 DUAL DUAL DUAL DUAL
处于峰值回流温度下的最长时间 NOT SPECIFIED 40 30 40
晶体管应用 SWITCHING SWITCHING SWITCHING SWITCHING
晶体管元件材料 SILICON SILICON SILICON SILICON
Factory Lead Time 1 week 1 week - 1 week
单片机按键扫描程序的设计注意事项
新型的按键扫描程序 不过在网上游逛了很久,也看过不少源程序了,没有发现这种按键处理办法的踪迹,所以,我将他共享出来,和广大同僚们共勉。非常坚信这种按键处理办法的便捷和高效,可以 ......
fish001 微控制器 MCU
大家中秋国庆8天假期都有什么安排啊
RT,大家都有什么计划? 回家?旅游? :lol还是宅着 不会有人需要加班吧:funk:...
sint27 聊聊、笑笑、闹闹
终于进了自己喜欢的公司,同时第一次散分!!!!!!
终于进了自己喜欢的公司,同时第一次散分!!!!!!...
超超真 嵌入式系统
WinCE启动慢
到了 Log2Phys: Logical 0x500 -> Physical 0x900 很久之后,才会到 System ready!...
Alan1987 嵌入式系统
【FPGA小技巧】三级逻辑有多快?怎样计算?
w3级逻辑的速度有多快? w布线时延大致可估算为与逻辑时延相等 —下面Slice的时延是Tilo,从F,G经过LUT输出的时延 49034 TCKO, 时钟到输出的时延; TDICK 时钟到输入的时延;...
eeleader FPGA/CPLD
verilog语法总结
一:基本Verilog中的变量有线网类型和寄存器类型。线网型变量综合成wire,而寄存器可能综合成WIRE,锁存器和触发器。二:verilog语句结构到门级的映射1、连续性赋值:assign连续性赋值语句逻 ......
eeleader FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1311  1919  1927  1706  13  23  29  39  9  48 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved