电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IRF6636TRPBF

产品描述MOSFET 20V 1 N-CH HEXFET DIRECTFET (ST)
产品类别分立半导体    晶体管   
文件大小278KB,共10页
制造商Infineon(英飞凌)
官网地址http://www.infineon.com/
标准
下载文档 详细参数 全文预览

IRF6636TRPBF在线购买

供应商 器件名称 价格 最低购买 库存  
IRF6636TRPBF - - 点击查看 点击购买

IRF6636TRPBF概述

MOSFET 20V 1 N-CH HEXFET DIRECTFET (ST)

IRF6636TRPBF规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Infineon(英飞凌)
包装说明ROHS COMPLIANT, ISOMETRIC-3
Reach Compliance Codecompliant
ECCN代码EAR99
Factory Lead Time15 weeks
雪崩能效等级(Eas)28 mJ
外壳连接DRAIN
配置SINGLE WITH BUILT-IN DIODE
最小漏源击穿电压20 V
最大漏极电流 (ID)18 A
最大漏源导通电阻0.0045 Ω
FET 技术METAL-OXIDE SEMICONDUCTOR
JESD-30 代码R-XBCC-N3
湿度敏感等级1
元件数量1
端子数量3
工作模式ENHANCEMENT MODE
封装主体材料UNSPECIFIED
封装形状RECTANGULAR
封装形式CHIP CARRIER
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型N-CHANNEL
最大脉冲漏极电流 (IDM)140 A
认证状态Not Qualified
表面贴装YES
端子形式NO LEAD
端子位置BOTTOM
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON

文档预览

下载PDF文档
PD - 97219
IRF6636PbF
IRF6636TRPbF
l
l
l
l
l
l
l
l
l
RoHs Compliant

Lead-Free (Qualified up to 260°C Reflow)
Application Specific MOSFETs
Ideal for CPU Core DC-DC Converters
Low Conduction Losses
High Cdv/dt Immunity
Low Profile (<0.7mm)
Dual Sided Cooling Compatible

Compatible with existing Surface Mount Techniques

DirectFET™ Power MOSFET
‚
Typical values (unless otherwise specified)
V
DSS
Q
g
tot
V
GS
Q
gd
6.1nC
R
DS(on)
Q
gs2
1.9nC
R
DS(on)
Q
oss
10nC
20V max ±20V max 3.2mΩ@ 10V 4.6mΩ@ 4.5V
Q
rr
7.3nC
V
gs(th)
1.8V
18nC
ST
Applicable DirectFET Outline and Substrate Outline (see p.7,8 for details)

SQ
SX
ST
MQ
MX
MT
DirectFET™ ISOMETRIC
Description
The IRF6636PbF combines the latest HEXFET® Power MOSFET Silicon technology with the advanced DirectFET
TM
packaging to achieve
the lowest on-state resistance in a package that has the footprint of a MICRO-8 and only 0.7 mm profile. The DirectFET package is
compatible with existing layout geometries used in power applications, PCB assembly equipment and vapor phase, infra-red or convection
soldering techniques, when application note AN-1035 is followed regarding the manufacturing methods and processes. The DirectFET pack-
age allows dual sided cooling to maximize thermal transfer in power systems, improving previous best thermal resistance by 80%.
The IRF6636PbF balances both low resistance and low charge along with ultra low package inductance to reduce both conduction and
switching losses. The reduced total losses make this product ideal for high efficiency DC-DC converters that power the latest generation of
processors operating at higher frequencies. The IRF6636PbF has been optimized for parameters that are critical in synchronous buck
operating from 12 volt buss converters including Rds(on) and gate charge to minimize losses in the control FET socket.
Absolute Maximum Ratings
Parameter
V
DS
V
GS
I
D
@ T
A
= 25°C
I
D
@ T
A
= 70°C
I
D
@ T
C
= 25°C
I
DM
E
AS
I
AR
20
Typical RDS(on) (mΩ)
Max.
Units
V
Drain-to-Source Voltage
Gate-to-Source Voltage
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Continuous Drain Current, V
GS
@ 10V
Pulsed Drain Current
Single Pulse Avalanche Energy
Avalanche Current
g
e
e
f
Ãg
h
VGS, Gate-to-Source Voltage (V)
20
±20
18
15
81
140
28
14
6.0
5.0
4.0
3.0
2.0
1.0
0.0
0
10
20
ID= 14A
VDS= 16V
VDS= 10V
A
mJ
A
ID = 18A
15
10
5
T J = 25°C
0
0
1
2
3
4
5
6
7
8
9
10
T J = 125°C
30
VGS, Gate -to -Source Voltage (V)
Fig 1.
Typical On-Resistance vs. Gate Voltage
QG Total Gate Charge (nC)
Fig 2.
Typical Total Gate Charge vs. Gate-to-Source Voltage
Notes:

Click on this section to link to the appropriate technical paper.
‚
Click on this section to link to the DirectFET Website.
ƒ
Surface mounted on 1 in. square Cu board, steady state.
www.irf.com
„
T
C
measured with thermocouple mounted to top (Drain) of part.
…
Repetitive rating; pulse width limited by max. junction temperature.
†
Starting T
J
= 25°C, L = 0.27mH, R
G
= 25Ω, I
AS
= 14A.
1
05/29/06
有人LPC15XX 利用CMSIS-DAP DEBUGGER 进行RAM 调试?
有人LPC15XX 利用CMSIS-DAP DEBUGGER 进行RAM 调试?我在Keil官方网站没有找到例程,各位大虾有没有试过。。...
andyyau NXP MCU
学习足迹--FPGA设计的基本原则
FPGA设计的基本原则 面积与速度折衷原则:利用更多逻辑资源换来更快的的速度! 面积和速度是 ASIC芯片设计中一对相互制约、影响成本和性能的指标,贯穿FPGA设计的始终。在 FPGA设计中,面 ......
loseabc FPGA/CPLD
最爱TI Stellaris发帖整理
发现很多朋友都在找一些我以前发过的资料,特意把以前自己发过的自觉对大家有一些帮助的帖子整理一下: 新年献礼:TI Stellaris系列原理图和封装https://bbs.eeworld.com.cn/viewthread.php?ti ......
fengzhang2002 微控制器 MCU
【转】OpenWRT用AP+WDS模式搭建无线中继
两个路由器分别配置为:AP1设置为Access Point+WDS模式,AP2设置为Client和AP模式。实现AP2通过无线与AP1连接,然后将AP1的网络通过AP2的无线和有线LAN口共享出去。 我用的是2台刷好OPENWRT ......
chenzhufly 无线连接
lcd屏幕初始化完成后马上花屏,无法进行清屏
屏幕上只有一条线可以显示 ...
xycgood ARM技术
74LS**与74HC**的区别
74LS属于TTL类型的集成电路,而74HC属于CMOS集成电路。 LS、HC 二者高电平低电平定义不同,HC高电平规定为0.7倍电源电压,低电平规定为0.3倍电源电压。LS规定高电平为2.0V,低电平http://www. ......
kjf5151 模拟电子

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2761  225  610  2534  1461  41  36  7  22  33 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved