Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed,
damage may occur and reliability may be affected.
SQFP48(7X7)
ORDERING INFORMATION
See detailed ordering and shipping information on page 21 of this data sheet.
Semiconductor Components Industries, LLC, 2013
July, 2013
82008MSPC 20080710-S00008 No.A1271-1/21
LV8105W
Allowable Operating range
at Ta = 25C
Parameter
Supply voltage range
5V constant voltage output current
HB pin output current
LD pin applied voltage
LD pin output current
FGS pin applied voltage
FGS pin output current
Symbol
VCC
IREG
IHB
VLD
ILD
VFGS
IFGS
Conditions
Ratings
16 to 28
0 to -10
0 to -25
0 to 6
0 to 5
0 to 6
0 to 5
Unit
V
mA
mA
V
mA
V
mA
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended
Operating Ranges limits may affect device reliability.
Electrical Characteristics
at Ta
½
25C, VCC = 24V
Parameter
Supply current 1
Supply current 2
Output voltage
Line regulation
Load regulation
High level output voltage 1
Low level output voltage 1
High level output voltage 2
Low level output voltage 2
PWM frequency
Internal Oscillator
Oscillation frequency
Charge Pump Output
(VG pin)
Output voltage
CP1 pin
High level output voltage
Low level output voltage
Charge pump frequency
Hall Amplifier
Input bias current
Common-mode input voltage range 1
Common-mode input voltage range 2
Hall input sensitivity
Hysteresis width
Input voltage Low
High
Input voltage High
Low
HB pin
Output voltage
Output leakage current
FG Amplifier
Input offset voltage
Input bias current
Reference voltage
High level output voltage
Low level output voltage
FG input sensitivity
Schmitt width of the next stage
Operation frequency range
Open-loop gain
fFG = 2kHz
45
48
VIO (FG)
IB (FG)
VB (FG)
VOH (FG)
VOL (FG)
IFGI = -0.1mA, No load
IFGI = 0.1mA, No load
GAIN : 100 times
One-side hysteresis comparator
-10
-1
-5%
3.95
0.75
3
120
200
280
3
VREG/2
4.4
1.2
10
1
5%
4.85
1.65
mV
A
V
V
V
mV
mV
kHz
dB
VHBO
IL (HB)
IHB = -15mA
VO = 0V
VCC-0.8
-10
VCC-0.5
VCC-0.35
V
A
V
IN (HA)
VSLH
VSHL
IHB (HA)
VICM1
VICM2
When using Hall elements
At one-side input bias (Hall IC application)
SIN wave
-2
0.3
0
50
5
2
-12
13
7
-6
24
12
-2
-0.1
3.5
VREG
A
V
V
mVp-p
mV
mV
mV
VOH (CP1)
VOL (CP1)
f (CP1)
ICP1 = -2mA
ICP1 = 2mA
VCC-1.35
0.5
102
VCC-1.0
0.65
128
VCC-0.7
0.8
154
V
V
kHz
VGOUT
VCC+8.0
VCC+9.0
VCC+10.0
V
f (REF)
1.65
2.05
2.45
MHz
Symbol
ICC1
ICC2
VREG
V
(REG1)
V
(REG2)
VOH1
VOL1
VOH2
VOL2
f (PWM)
At stop
IO = 5mA
VCC = 16 to 28V
IO = -5 to -10mA
Pins UL, VL and WL
Pins UL, VL and WL
Pins UH, VH and WH
Pins UH, VH and WH
IOH = -2mA
IOL = 2mA
IOH = -2mA
IOL = 2mA
VREG-0.65
0.35
VG-0.65
0.45
51
5.2
Conditions
Ratings
min
typ
7
3
5.6
10
10
VREG-0.5
0.5
VG-0.5
0.6
64
max
8.8
3.8
6.0
50
50
VREG-0.35
0.65
VG-0.35
0.8
77
Unit
mA
mA
V
mV
mV
V
V
V
V
kHz
5V Constant-voltage Output
(VREG pin)
Output block /
Conditions : apply a VG voltage of 33V
Continued on next page.
No.A1271-2/21
LV8105W
Continued from preceding page.
Ratings
Parameter
FGS output
Output saturation voltage
Output leakage current
CSD oscillator
High level output voltage
Low level output voltage
Amplitude
External capacitor charge current
External capacitor discharge current
Oscillation frequency
Speed Discriminator output
High level output voltage 1
Low level output voltage 1
High level output voltage 2
Low level output voltage 2
Counts
LD output
Output saturation voltage
Output leakage current
Lock range
Speed control PLL output
High level output voltage
Low level output voltage
Current control circuit
Drive gain
Current limiter operation
Limiter voltage
Integrator
Input offset voltage
Input bias current
Reference voltage
High level output voltage
Low level output voltage
Open-loop gain
VCO Oscillator
(C pin)
Oscillation frequency range
High level output voltage
Low level output voltage
Amplitude
FIL pin
Output source current
Output sink current
RC pin
Comparator voltage
Low-voltage protection circuit
Operation voltage
Hysteresis width
Thermal shutdown operation
Thermal shutdown operation
temperature
Hysteresis width
TSD
Design target value*
30
C
TSD
Design target value*
150
175
C
VLVSD
VLVSD
8.00
0.25
8.54
0.34
9.00
0.45
V
V
VRC
VREG0.59
VREG0.60
VREG0.61
V
IOH (FIL)
IOL (FIL)
-15
6
-11
10
-6
15
A
A
f (C)
VOH (C)
VOL (C)
V (C)
C = 120pF, R = 24k
FIL = 2.5V
FIL = 2.5V
FIL = 2.5V
0.15
2.71
2.20
0.44
3.16
2.60
0.56
1.54
3.61
3.00
0.68
MHz
V
V
Vp-p
VIO (INT)
IB (INT)
VB (INT)
VOH (INT)
VOL (INT)
IINTI = -0.1mA, No load
IINTI = 0.1mA, No load
fINT = 2kHz
-10
-1
-5%
3.95
0.75
45
VREG/2
4.4
1.2
48
10
1
5%
4.85
1.65
mV
A
V
V
V
dB
VRF
0.23
0.25
0.275
V
GDF
0.20
0.25
0.32
VOH (P)
VOL (P)
VREG-2.0
1.3
VREG-1.7
1.6
VREG-1.4
1.9
V
V
VOL (LD)
IL (LD)
ILD = 2mA
VO = 6V
-6.25
0.2
0.4
10
+6.25
V
A
%
VOH1 (D)
VOL1 (D)
VOH2 (D)
VOL2 (D)
VREG-1.25
0.65
VREG-2.0
1.3
VREG-1.0
0.9
VREG-1.7
1.6
512
VREG-0.75
1.15
VREG-1.4
1.9
V
V
V
V
VOH (CSD)
VOL (CSD)
V (CSD)
ICHG1
ICHG2
f (CSD)
C = 0.047F
2.9
1.6
1.15
-13
7.5
3.4
2.0
1.4
-10
10.5
78
3.9
2.4
1.65
-7
13.5
V
V
Vp-p
A
A
Hz
VOL (FGS)
IL (FGS)
IFGS = 2mA
VO = 6V
0.2
0.4
10
V
A
Symbol
Conditions
min
typ
max
Unit
Note : * These items are design target values and are not tested.
Continued on next page.
No.A1271-3/21
LV8105W
Continued from preceding page.
Ratings
Parameter
CLK pin
Input frequency
High level input voltage range
Low level input voltage range
Input open voltage
Hysteresis width
High level input current
Low level input current
Pull-up resistance
S/S pin
High level input voltage range
Low level input voltage range
Input open voltage
Hysteresis width
High level input current
Low level input current
Pull-up resistance
F/R pin
High level input voltage range
Low level input voltage range
Input open voltage
Hysteresis width
High level input current
Low level input current
Pull-up resistance
BR pin
High level input voltage range
Low level input voltage range
Input open voltage
Hysteresis width
High level input current
Low level input current
Pull-up resistance
VIH (BR)
VIL (BR)
VIO (BR)
VIS (BR)
IIH (BR)
IIL (BR)
RU (BR)
VBR = 5V
VBR = 0V
2.0
0
VREG-0.5
0.18
-22
-133
45
0.27
-10
-93
60
VREG
1.0
VREG
0.36
-3
-70
75
V
V
V
V
A
A
k
VIH (F/R)
VIL (F/R)
VIO (F/R)
VIS (F/R)
IIH (F/R)
IIL (F/R)
RU (F/R)
VF/R = 5V
VF/R = 0V
2.0
0
VREG-0.5
0.18
-22
-133
45
0.27
-10
-93
60
VREG
1.0
VREG
0.36
-3
-70
75
V
V
V
V
A
A
k
VIH (S/S)
VIL (S/S)
VIO (S/S)
VIS (S/S)
IIH (S/S)
IIL (S/S)
RU (S/S)
VS/S = 5V
VS/S = 0V
2.0
0
VREG-0.5
0.18
-22
-133
45
0.27
-10
-93
60
VREG
1.0
VREG
0.36
-3
-70
75
V
V
V
V
A
A
k
fI (CLK)
VIH (CLK)
VIL (CLK)
VIO (CLK)
VIS (CLK)
IIH (CLK)
IIL (CLK)
RU (CLK)
Design target value*
VCLK = 5V
VCLK = 0V
2.0
0
VREG-0.5
0.18
-22
-133
45
0.27
-10
-93
60
3
VREG
1.0
VREG
0.36
-3
-70
75
kHz
V
V
V
V
A
A
k
Symbol
Conditions
min
typ
max
Unit
Note : * These items are design target values and are not tested.
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be
indicated by the Electrical Characteristics if operated under different conditions.
下载中心专版
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
