Supertex inc.
200V Low Charge Injection
8-Channel High Voltage Analog Switch
Features
►
►
►
►
►
►
►
►
►
►
►
HVCMOS
®
technology for high performance
Very low quiescent power dissipation (-10µA)
Output on-resistance typically 11Ω
Low parasitic capacitance
DC to 50MHz small signal frequency response
-60dB typical off-isolation at 5.0MHz
CMOS logic circuitry for low power
Excellent noise immunity
Serial shift register logic control with latches
Flexible operating supply voltages
Surface mount packages
HV219
General Description
The Supertex HV219 is a low switch resistance, low charge
injection, 8-channel, 200V, analog switch integrated circuit (IC)
intended primarily for medical ultrasound imaging. The device can
also be used for NDE (non-destructive evaluation) applications. The
HV219 is a lower switch resistance, 11Ω versus 22Ω, version of the
Supertex HV20220 device. The lower switch resistance will help
reduce insertion loss. It has the same pin configuration as that of the
Supertex HV20220PJ and the HV20220FG.
The device is manufactured using Supertex’s HVCMOS
®
(high
voltage CMOS) technology with high voltage bilateral DMOS
structures for the outputs and low voltage CMOS logic for the input
control. The outputs are configured as eight independent single
pole single throw 11Ω analog switches. The input logic is an 8-bit
serial to parallel shift register followed by an 8-bit parallel latch. The
switch states are determined by the data in the latch. Logic high will
correspond to a closed switch and logic low as an opened switch.
The HV219 is designed to operate on various combinations of high
voltage supplies. For example the V
PP
and V
NN
supplies can be:
+40V/-160V, +100V/-100V, or +160V/-40V. This allows the user to
maximize the signal voltage for uni-polar negative, bi-polar, or uni-
polar positive.
Applications
►
Medical ultrasound imaging
►
Non-destructive evaluation
Block Diagram
Level Output
Latches Shifters Switches
D
LE
CL
SW0
SW1
SW2
SW3
SW4
SW5
SW6
SW7
D
LE
CL
D
LE
CL
DIN
8-Bit
Shift
Register
CLK
D
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
DOUT
VDD
GND
LE CL
Doc.# DSFP-HV219
C070713
VNN VPP
Supertex inc.
www.supertex.com
HV219
Ordering Information
Part Number
HV219FG-G
HV219FG-G M931
HV219PJ-G
HV219PJ-G M904
Package Option
48-Lead LQFP
28-Lead PLCC
Packing
250/Tray
1000/Reel
38/Tube
500/Reel
48-Lead LQFP
(top view)
1 28
4
26
Pin Configuration
1
48
-G denotes a lead (Pb)-free / RoHS compliant package
Absolute Maximum Ratings
Parameter
V
DD
logic power supply voltage
V
PP
- V
NN
supply voltage
V
PP
positive high voltage supply
V
NN
negative high voltage supply
Logic input voltages
Analog signal range
Peak analog signal current/channel
Storage temperature
Power dissipation:
28-Lead PLCC
48-Lead LQFP
Value
-0.5V to +15V
220V
-0.5V to V
NN
+200V
+0.5V to -200V
-0.5V to V
DD
+0.3V
V
NN
to V
PP
3.0A
-65
O
C to +150
O
C
1.2W
1.0W
28-Lead PLCC
(top view)
Product Marking
Top Marking
YY = Year Sealed
WW = Week Sealed
LLLLLLLLL
L = Lot Number
Bottom Marking
C = Country of Origin*
A = Assembler ID*
= “Green” Packaging
CCCCCCCC
YYWW
HV219FG
AAA
*May be part of top marking
Package may or may not include the following marks: Si or
Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation under these conditions is not implied. Continuous operation of the device
at the absolute rating level may affect device reliability. All voltages are referenced to device
ground.
48-Lead LQFP
Top Marking
HV219PJ
YYWW
Operating Conditions
Sym
V
DD
V
PP
V
NN
V
IH
V
IL
V
SIG
T
A
Parameter
Logic power supply voltage
Positive high voltage supply
Negative high voltage supply
High level input logic voltage
Low-level input logic voltage
Analog signal voltage
peak-to-peak
Operating free air temperature
Value
4.5V to 13.2V
40V to V
NN
+200V
-40V to -160V
V
DD
-1.5V to V
DD
0V to 1.5V
V
NN
+10V to V
PP
-10V
0 C to 70 C
O
O
LLLLLLLLLL
Bottom Marking
CCCCCCCCCCC
AAA
YY = Year Sealed
WW = Week Sealed
L = Lot Number
C = Country of Origin*
A = Assembler ID*
= “Green” Packaging
*May be part of top marking
Package may or may not include the following marks: Si or
28-Lead PLCC
Typical Thermal Resistance
Package
48-Lead LQFP
28-Lead PLCC
θ
ja
52
O
C/W
48
O
C/W
Power Up/Down Sequence
1. Power up/down sequence is arbitrary except GND must be powered up first and powered down last. This applies for
applications powering GND of the IC with different voltages.
2. V
SIG
must always be at or in between V
PP
and V
NN
or floating during power up/down transition.
3. Rise and fall times of the power supplies V
DD
, V
PP
, and V
NN
should not be less than 1.0ms.
Doc.# DSFP-HV219
C070713
2
Supertex inc.
www.supertex.com
HV219
DC Electrical Characteristics
(over recommended operating conditions unless otherwise noted)
Sym
Parameter
0
O
C
Min
-
-
R
ONS
Small signal switch
on-resistance
-
-
-
-
ΔR
ONS
R
ONL
I
SOL
V
OS
I
PPQ
I
NNQ
I
PPQ
I
NNQ
I
SW
f
SW
Small signal switch
on-resistance matching
Large signal switch
on-resistance
Switch off leakage per switch
DC offset switch off
DC offset switch on
Quiescent V
PP
supply current
Quiescent V
NN
supply current
Quiescent V
PP
supply current
Quiescent V
NN
supply current
Switch output peak current
Output switch frequency
-
-
-
-
-
-
-
-
-
-
-
-
I
PP
Average V
PP
supply current
-
-
-
I
NN
Average V
NN
supply current
-
-
I
DD
I
DDQ
I
SOR
I
SINK
C
IN
Average V
DD
supply current
Quiescent V
DD
supply current
Data out source current
Data out sink current
Large input capacitance
-
-
0.45
0.45
-
Max
15
13
13
9.0
12
11
20
-
5.0
300
500
-
-
-
-
3.0
-
6.5
4.0
4.0
6.5
4.0
4.0
4.0
10
-
-
10
Min
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.45
0.45
-
+25
O
C
Typ
13
11
11
9.0
10
8
5.0
8.0
1.0
100
100
10
-10
10
-10
3.0
-
-
-
-
-
-
-
-
-
0.70
0.70
-
Max
19
14
14
12
13
13
20
-
10
300
500
50
-50
50
-50
2.0
50
7.0
5.0
5.0
7.0
5.0
5.0
4.0
10
-
-
10
+70
O
C
Min
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.40
0.40
-
Max
24
16
15
14
15
14
20
-
15
300
500
-
-
-
-
2.0
-
8.0
5.5
5.5
8.0
5.5
5.5
4.0
10
-
-
10
mA
µA
mA
mA
pF
mA
mA
%
Ω
µA
mV
mV
µA
µA
µA
µA
A
kHz
Ω
Units Conditions
V
PP
= +40V
I
SIG
= 200mA V
NN
= -160V
I
SIG
= 5.0mA
I
SIG
= 5.0mA
V
PP
= +100V
I
SIG
= 200mA V
NN
= -100V
V
PP
= +160V
I
SIG
= 200mA V
NN
= -40V
I
SIG
= 5.0mA
I
SIG
= 5.0mA, V
PP
= +100V,
V
NN
= -100V
V
SIG
= V
PP
-10V, I
SIG
= 1.0A
V
SIG
= V
PP
-10V & V
NN
+10V
R
LOAD
= 100kΩ
R
LOAD
= 100kΩ
All switches off
All switches off
All switches on,
I
SW
= 5.0mA
All switches on,
I
SW
= 5.0mA
V
SIG
duty cycle < 0.1%
Duty cycle = 50%
V
PP
= +40V
V
NN
= -160V
All output
switches
V
PP
= +100V are turning
on and off
V
NN
= -100V
at 50kHz
V
PP
= +160V
with no load
V
NN
= -40V
V
PP
= +40V
V
NN
= -160V
All output
switches
V
PP
= +100V are turning
on and off
V
NN
= -100V
at 50kHz
V
PP
= +160V
with no load
V
NN
= -40V
f
CLK
= 5.0MHz, V
DD
= 5.0V
All logic inputs are static
V
OUT
= V
DD
-0.7V
V
OUT
= 0.7V
---
Doc.# DSFP-HV219
C070713
3
Supertex inc.
www.supertex.com
HV219
AC Electrical Characteristics
(over recommended operating conditions, V
Sym
t
SD
t
WLE
t
DO
t
WCL
t
SU
t
H
f
CLK
tr, tf
T
ON
T
OFF
dv/dt
Parameter
Set-up time before LE rises
Time width of LE
Clock delay time to data out
Time width of CL
Set-up time data to clock
Hold time data from clock
Clock frequency
Clock rise and fall times
Turn-on time
Turn-off time
Maximum V
SIG
slew rate
0
O
C
Min
150
150
-
150
15
35
-
-
-
-
-
-
-
K
O
K
CR
I
ID
Off isolation
Switch crosstalk
Output switch isolation diode
current
-30
-58
-
-
14
40
-
-
Output voltage spike
-
-
-
-
-
QC
Charge injection
-
-
Max
-
-
150
-
-
-
5.0
50
5.0
5.0
20
20
20
-
-
-
300
25
60
-
-
-
-
-
-
-
-
-
Min
150
150
-
150
15
35
-
-
-
-
-
-
-
-30
-58
-60
-
14
40
-
-
-
-
-
-
-
-
-
+25
O
C
Typ
-
-
-
-
8.0
-
-
-
-
-
-
-
-
-33
-
-
-
20
50
-
-
-
-
-
-
1450
1050
550
Max
-
-
150
-
-
-
5.0
50
5.0
5.0
20
20
20
-
-
-
300
25
60
150
200
150
200
150
200
-
-
-
Min
150
150
-
150
20
35
-
-
-
-
-
-
-
-
-
-
-
14
40
-
-
-
-
-
-
-
-
-
DD
= 5.0V, unless otherwise noted)
+70
O
C
Max
-
-
150
-
-
-
5.0
50
5.0
5.0
20
20
20
-
-
-
300
25
60
-
-
-
-
-
-
-
-
-
Units Conditions
ns
ns
ns
ns
ns
ns
MHz
ns
µs
µs
V/ns
---
---
---
---
---
---
50% duty cycle,
f
DATA
= f
CLK
/2
---
V
SIG
= V
PP
-10V,
R
LOAD
= 10kΩ
V
PP
= +40V, V
NN
= -160V
V
PP
= +100V, V
NN
= -100V
V
PP
= +160V, V
NN
= -40V
dB
dB
mA
pF
pF
f = 5.0MHz,
1.0KΩ//15pF load
f = 5.0MHz, 50Ω load
f = 5.0MHz, 50Ω load
300ns pulse width,
2% duty cycle
0V, f = 1.0MHz
0V, f = 1.0MHz
V
PP
= +40V,
V
NN
= -160V, R
LOAD
= 50Ω
mV
V
PP
= +100V,
V
NN
= -100V, R
LOAD
= 50Ω
V
PP
= +160V,
V
NN
= -40V, R
LOAD
= 50Ω
V
PP
= +40V,
V
NN
= -160V, V
SIG
= 0V
pC
V
PP
= +100V,
V
NN
= -100V, V
SIG
= 0V
V
PP
= +160V,
V
NN
= -40V, V
SIG
= 0V
C
SG(OFF)
Off capacitance SW to GND
C
SG(ON)
On capacitance SW to GND
+V
SPK
-V
SPK
+V
SPK
-V
SPK
+V
SPK
-V
SPK
Doc.# DSFP-HV219
C070713
4
Supertex inc.
www.supertex.com
HV219
Truth Table
D0
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
D1
D2
Data in 8-Bit Shift Register
D3
D4
D5
D6
D7
LE
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
X
CL
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
OFF
OFF
Hold Previous State
OFF
OFF
OFF
OFF
OFF
OFF
Output Switch State
SW0
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
OFF
ON
SW1
SW2
SW3
SW4
SW5
SW6
SW7
Notes:
1. The eight switches operate independently.
2. Serial data is clocked in on the L to H transition clock.
3. The switches go to a state retaining their present condition at the rising edge of the LE.
4. When LE is low, the shift register data flows through the latch.
5. Shift register clocking has no effect on the switch states if LE is high.
6. The clear input overrides all other inputs.
Logic Timing Waveforms
DATA
IN
D
N+1
50%
D
N
50%
D
N-1
LE
50%
50%
t
WLE
t
SD
CLOCK
t
SU
50%
t
h
50%
t
DO
DATA
OUT
V
OUT
(typ)
OFF
ON
CLR
50%
t
WCL
50%
50%
t
OFF
90%
10%
t
ON
Doc.# DSFP-HV219
C070713
5
Supertex inc.
www.supertex.com
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
