Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
74ALVC541
Octal buffer/line driver; 3-state
Rev. 3 — 20 January 2014
Product data sheet
1. General description
The 74ALVC541 is an octal non-inverting buffer/line drivers with 3-state bus compatible
outputs. The 3-state outputs are controlled by the output enable inputs OE0 and OE1.
A HIGH on OEn causes the outputs to assume a high-impedance OFF-state.
2. Features and benefits
Wide supply voltage range from 1.65 V to 3.6 V
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V )
JESD8-5 (2.3 V to 2.5 V)
JESD8B/JESD36 (2.7 V to 3.6 V)
3.6 V tolerant inputs/outputs
CMOS LOW power consumption
Direct interface with TTL levels (2.7 V to 3.6 V)
Power-down mode
Latch-up performance exceeds 250 mA
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74ALVC541D
74ALVC541PW
74ALVC541BQ
40 C
to +85
C
40 C
to +85
C
40 C
to +85
C
Name
SO20
TSSOP20
DHVQFN20
Description
plastic small outline package; 20 leads;
body width 7.5 mm
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
plastic dual-in-line compatible thermal enhanced
very thin quad flat package no leads; 20 terminals;
body 2.5
4.5
0.85 mm
Version
SOT163-1
SOT360-1
SOT764-1
Type number
NXP Semiconductors
74ALVC541
Octal buffer/line driver; 3-state
4. Functional diagram
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
74ALVC541
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 3 — 20 January 2014
2 of 16
NXP Semiconductors
74ALVC541
Octal buffer/line driver; 3-state
5. Pinning information
5.1 Pinning
74ALVC541
OE0
2
3
4
5
6
7
8
9
GND 10
Y7 11
GND
(1)
1
terminal 1
index area
20 V
CC
19 OE1
18 Y0
17 Y1
16 Y2
15 Y3
14 Y4
13 Y5
12 Y6
74ALVC541
OE0
A0
A1
A2
A3
A4
A5
A6
A7
1
2
3
4
5
6
7
8
9
20 V
CC
19 OE1
18 Y0
17 Y1
16 Y2
15 Y3
14 Y4
13 Y5
12 Y6
11 Y7
001aah060
A0
A1
A2
A3
A4
A5
A6
A7
GND 10
001aah061
Transparent top view
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to GND.
Fig 3.
Pin configuration SO20, TSSOP20
Fig 4.
Pin configuration DHVQFN20
5.2 Pin description
Table 2.
Symbol
OE0
A[0:7]
GND
Y[0:7]
OE1
V
CC
Pin description
Pin
1
2, 3, 4, 5, 6, 7, 8, 9
10
19
20
Description
output enable input (active LOW)
data input
ground (0 V)
output enable input (active LOW)
supply voltage
18, 17, 16, 15, 14, 13, 12, 11 data output
74ALVC541
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 3 — 20 January 2014
3 of 16
NXP Semiconductors
74ALVC541
Octal buffer/line driver; 3-state
6. Functional description
Table 3.
Control
OE0
L
L
X
H
[1]
Functional table
[1]
Input
OE1
L
L
H
X
An
L
H
X
X
Output
Yn
L
H
Z
Z
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
I
IK
I
OK
V
O
Parameter
supply voltage
input voltage
input clamping current
output clamping current
output voltage
V
I
<
V
V
O
> V
CC
or V
O
< 0 V
output HIGH or LOW state
output 3-state
power-down mode, V
CC
= 0 V
I
O
I
CC
I
GND
T
stg
P
tot
output current
supply current
ground current
storage temperature
total power dissipation
SO20 package
TSSOP20 package
DHVQFN20 package
[1]
[2]
[3]
[4]
[5]
[6]
The minimum input voltage ratings may be exceeded if the input current ratings are observed.
The output voltage ratings may be exceeded if the output current ratings are observed.
When V
CC
= 0 V (Power-down mode), the output voltage can be 3.6 V in normal operation.
P
tot
derates linearly with 8 mW/K above 70
C.
P
tot
derates linearly with 5.5 mW/K above 60
C.
P
tot
derates linearly with 4.5 mW/K above 60
C.
[2]
[2]
[3]
[1]
Conditions
Min
0.5
0.5
50
-
0.5
0.5
0.5
-
-
100
65
Max
+4.6
+4.6
-
50
+4.6
+4.6
50
100
-
+150
500
500
500
Unit
V
V
mA
mA
V
V
mA
mA
mA
C
mW
mW
mW
V
CC
+ 0.5 V
V
O
= 0 V to V
CC
T
amb
=
40 C
to +85
C
[4]
[5]
[6]
-
-
-
74ALVC541
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2014. All rights reserved.
Product data sheet
Rev. 3 — 20 January 2014
4 of 16
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
