电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SiT3701AC-33-33C-1200000X

产品描述VCXO Oscillators 12MHz 3.3Volts APR60 50ppm -20C +70C
产品类别无源元件   
文件大小143KB,共5页
制造商SiTime
下载文档 详细参数 全文预览

SiT3701AC-33-33C-1200000X在线购买

供应商 器件名称 价格 最低购买 库存  
SiT3701AC-33-33C-1200000X - - 点击查看 点击购买

SiT3701AC-33-33C-1200000X概述

VCXO Oscillators 12MHz 3.3Volts APR60 50ppm -20C +70C

SiT3701AC-33-33C-1200000X规格参数

参数名称属性值
产品种类
Product Category
VCXO Oscillators
制造商
Manufacturer
SiTime
RoHSDetails
系列
Packaging
Reel
产品
Product
MEMS
工厂包装数量
Factory Pack Quantity
250

文档预览

下载PDF文档
SiT3701
Smallest Voltage Controlled MEMS Oscillator (VCMO)
Features, Benefits and Applications
The world’s only VCMO with programmable pull range: ±60 PPM, ±120 PPM, ±240 PPM
Typical pull range linearity of 0.06%
1-110 MHz frequency range
LVCMOS/LVTTL compatible output
Typical power consumption of 6.1 mA in active mode
Typical VCMO tuning voltage: 0 V to 1.85 V for all Vdds
Four industry-standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2, 7.0 x 5.0 mm
All-silicon timing device with outstanding reliability of 2 FIT (10x improvement over
quartz-based devices), enhancing system MTBF
Ultra short lead time
Ideal for Set-top Box, DTV, DVD-R, instrumentation, low bandwidth analog PLL,
networking and communications
Specifications
Electrical Characteristics
Parameter
Output Frequency Range
Frequency Stability
Symbol
f
F_stab
Min.
1
-20
-25
-30
-50
Pull Range
[1,2]
Typ.
±60, ±120, ±240
0.06
Positive slope
1.8
2.5
2.8
3.3
6.7
6.1
1
1
Max.
110
+20
+25
+30
+50
1.85
0.1
0.25
+70
+85
1.89
2.75
3.08
3.63
7.5
6.7
55
60
2.0
2.5
Unit
MHz
PPM
PPM
PPM
PPM
PPM
V
V
%
°C
°C
V
V
V
V
mA
mA
%
%
ns
ns
%Vdd
Condition
Inclusive of: Initial stability, operating temperature, rated power,
supply voltage change, load change.
±20 PPM is available for extended commercial temperature
only.
PR
VC_U
VC_L
Lin
T_use
Vdd
1.55
0
-20
-40
1.71
2.25
2.52
2.97
45
40
90
Upper Control Voltage
Lower Control Voltage
Linearity
Frequency Change Polarity
Operating Temperature Range
Supply Voltage
All Vdds. Voltage at which maximum deviation (+60, +120,
+240 PPM) is guaranteed.
All Vdds. Voltage at which maximum deviation (-60, -120,
-240 PPM) is guaranteed.
Extended Commercial
Industrial
Current Consumption
Duty Cycle
Rise/Fall Time
Output Voltage High
Idd
DC
Tr, Tf
VOH
No load condition, f = 20 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
No load condition, f = 20 MHz, Vdd = 1.8 V
All Vdds. f <= 75 MHz
All Vdds. f > 75 MHz
Vdd = 2.5, 2.8 or 3.3 V, 20% - 80% Vdd level
Vdd = 1.8 V, 20% - 80% Vdd level
IOH = -4 mA (Vdd = 3.3 V)
IOH = -3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOH = -2 mA (Vdd = 1.8 V)
IOL = 4 mA (Vdd = 3.3 V)
IOL = 3 mA (Vdd = 2.8 V and Vdd = 2.5 V)
IOL = 2 mA (Vdd = 1.8 V)
Maximum frequency and supply voltage
Contact SiTime for higher output load
Time @ minimum supply voltage to be zero
f = 75 MHz, Vdd = 1.8 V
f = 75 MHz, Vdd = 2.5 V, 2.8 V or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 2.5 V, 2.8 V, or 3.3 V
f = 75 MHz, Integration bandwidth = 900 kHz to 7.5 MHz,
VDD = 1.8 V
Output Voltage Low
VOL
10
%Vdd
Output Load
Start-up Time
RMS Period Jitter
RMS Phase Jitter (random)
Ld
T_osc
T_jitt
T_phj
0.6
0.8
15
10
6
4
pF
ms
ps
ps
ps
ps
Notes:
1. Absolute Pull Range (APR) is defined as the guaranteed pull range over temperature and voltage.
2. APR = pull range (PR) - frequency stability (F_stab).
SiTime Corporation
Rev. 1.51
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised August 9. 2010
怎么才能检讨控制板子的面积散热是否足够呢?
简单举个例子来说,比如让我设计一个控制电路,然后在PCB上将控制电路layout出来,那我怎么确定散热是否足够呢?我该怎么设计板子的大小才能满足设计要求?而又控制好成本呢?有没有哪位大佬能 ......
小太阳yy 模拟电子
大家觉得这是错的吗??指针程序,谭浩强书里的
刚才无聊的翻看谭浩强的《c++程序设计》,发现在182页的用指针显示二维数组的程序有点别扭,分析了一下,觉得是错的,大家也与我一同鉴别一下吧 #include using namespace std; int ......
zzhere2007 编程基础
竞赛,紧急问题!!!
我的问题是这样的,有这么一个系统,结构是:阅读器,线圈,线圈,应答器;阅读器和应答器之间的信息要靠耦合线圈来传递;我想知道两个耦合线圈之间的能量传递和他们之间的能量损耗如何计 ......
横滨水手 无线连接
无线通讯与电话网的智能供水抄表系统
传统的供水计量操作通常是由各治理部门派人到装表地点抄表,由于用户面广、量大,极易造成差错,人工抄表不但效率低。电子和计算机技术的迅速发展,为实现自动抄表技术提供了大环境,治理体制的 ......
alexa 嵌入式系统
协议栈实验工程配置,仅作记录
124293 124294 124295 124296...
qinkaiabc 无线连接
利用FPGA运放将输入信号整形成一个占空比为50%的方波
最近做了一个频率计程序,计数输入信号,结果通过示波器发现信号源不是标准方波导致计数值不准确,怎么利用FPGA运放将输入信号整形成一个占空比为50%的方波,请高手指导一下,谢谢! ...
18772964987 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2127  1510  2684  1485  2304  28  30  1  4  48 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved