电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TA1316AN

产品描述ycbcr/ypbpr signal and sync processor for digital TV, progressive scan TV and double scan TV
产品类别其他集成电路(IC)    消费电路   
文件大小1MB,共115页
制造商Toshiba(东芝)
官网地址http://toshiba-semicon-storage.com/
下载文档 详细参数 全文预览

TA1316AN概述

ycbcr/ypbpr signal and sync processor for digital TV, progressive scan TV and double scan TV

TA1316AN规格参数

参数名称属性值
厂商名称Toshiba(东芝)
零件包装代码DIP
包装说明SDIP, SDIP56,.6
针数56
Reach Compliance Codeunknown
其他特性IT ALSO REQUIRES 8.8V AND 9V SUPPLY
商用集成电路类型CONSUMER CIRCUIT
JESD-30 代码R-PDIP-T56
JESD-609代码e0
长度50.4 mm
功能数量1
端子数量56
最高工作温度65 °C
最低工作温度-20 °C
封装主体材料PLASTIC/EPOXY
封装代码SDIP
封装等效代码SDIP56,.6
封装形状RECTANGULAR
封装形式IN-LINE, SHRINK PITCH
电源2,9 V
认证状态Not Qualified
座面最大高度4.5 mm
最大压摆率174.8 mA
最大供电电压 (Vsup)2.2 V
最小供电电压 (Vsup)1.8 V
表面贴装NO
技术BIPOLAR
温度等级COMMERCIAL
端子面层TIN LEAD
端子形式THROUGH-HOLE
端子节距1.778 mm
端子位置DUAL
宽度15.24 mm
Base Number Matches1

文档预览

下载PDF文档
TA1316AN
Toshiba Bipolar Linear Integrated Circuit Silicon Monolithic
TA1316AN
YCbCr/YPbPr Signal and Sync Processor for Digital TV, Progressive Scan TV and Double
Scan TV
TA1316AN is a component signal and sync processor for Digital
TV, Progressive scan TV and Double scan TV.
TA1316AN provides high performance signal processors in the
luminance and color difference blocks. The sync circuit can
process 525I/P, 625I/P, 750P, 1125I/P, PAL100 Hz and
NTSC120 Hz formats.
TA1316AN provides I
2
C bus interface, so various functions and
controls are adjustable via the bus.
Features
Weight: 5.55 g (typ.)
Luminance Block
Black stretch, DC restoration
Dynamic
SRT (LTI)
Y group delay correction (shoot balance correction)
APACON white peak limit
White pulse limit (white letter improvement)
Hi-bright color
Color detail enhancer (CDE)
VSM output
Flesh color correction
Dynamic Y/C correction
Color SRT (CTI)
Color
White peak blue correction
OSD blending SW
ACB (only black level)
2 analog RGB inputs
Horizontal synchronization
(15.75 kHz, 31.5 kHz, 33.75 kHz, 45 kHz)
Vertical synchronization
(525I/P, 625I/P, 750P, 1125I/P, PAL 100 Hz, NTSC 120 Hz)
2-and 3-level sync. separation circuit
Accept both positive and negative HD/VD input
Mask for copy-guard signal
Vertical blanking
correction
Color Difference Block
Text Block
Synchronization Block
1
2002-10-04

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1624  532  1205  2218  1088  53  2  34  19  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved