The MK3233 is the smallest size, lowest power system
clock synthesizer available. It is the ideal way to
generate clocks for smart cell phones, PDAs, and other
devices where low power is required. Using analog
Phase-Locked Loop (PLL) techniques, the device
operates from a single 32.768 kHz crystal to produce
the 32.768 kHz, CPU, and serial communications
output clocks.
The device has multiple power down modes for the
CPU, communications, and 32.768 kHz clocks.
The MK3233 can save board space and cost even if it
only replaces the 32 kHz oscillator circuitry and one
additional surface mount crystal or oscillator. The
extremely low IDD, the ease of surface mounting, the
upgradeability of CPU frequencies, and the power
down capability are added benefits in using the part.
MK3233
Handheld System Clock Synthesizer
Features
• Input crystal frequency of 32.768 kHz
• Lowest power solution available
• Operating temperature of -20 to 70 °C
• Output clock frequencies up to 50 MHz
• Three output clocks
• 3.3 V or 5.0 V operation
• Duty cycle of 45/55
• Eight selectable CPU frequencies
• CPU or Communication clock power down
• Separate battery supply pin for 32 kHz runs to 2V
• IDD less than 4µA when 32 kHz running
• Serial port clocks of 1.8432 MHz (-01 version) or
3.6864 MHz (-02 version)
• Packaged in 16 pin narrow SOIC
Block Diagram
VDD
GND
CPUS0
CPUS1
CPUS2
PDCPU
CPU
Clock Synthesis
and Control
Circuitry
Output
Buffer
CPUCLK
PDCOMM
PD
VDD32
32.768 kHz
crystal
X1
or
clock
X2
Communications
Clock Synthesis
and Control
Circuitry
Output
Buffer
1.843 or
3.686 MHz
Crystal
Oscillator
Output
Buffer
32.768 kHz
MDS 3233 F
1
Revision 11070
Printed 11/16/00
Integrated Circuit Systems, Inc.• 525 Race Street• San Jose • CA • 95126• (408) 295-9800 tel • www.icst.com
I C R O
C
LOC K
Pin Assignment
CPUS2
X2
X1
VDD32
VDD
GND
COMMCLK
32K
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CPUS1
CPUS0
CPUCLK
VDD
GND
PD
PDCPU
MK3233
Handheld System Clock Synthesizer
CPU Clock Decoding
CPUS2 CPUS1 CPUS0 CPUCLK (MHz)
0
0
0
8.00
0
0
1
13.00
0
1
0
16.00
0
1
1
20.00
1
0
0
40.00
1
0
1
25.00
1
1
0
50.00
1
1
1
33.33
PDCOMM
Frequency transitions will occur smoothly.
Pin Descriptions
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Name
CPUS2
X2
X1
VDD32
VDD
GND
COMMCLK
32K
PDCOMM
PDCPU
PD
GND
VDD
CPUCLK
CPUS0
CPUS1
Type
I
O
I
P
P
P
O
O
I
I
I
P
P
O
I
I
Description
Select 2 for CPUCLK frequencies. See Table above.
Crystal connection. Connect to 32.768 kHz crystal.
Crystal connection. Connect to 32.768 kHz crystal.
Separate power supply connection for 32.768 kHz clock. Will operate to 2.0 V.
Connect to +3.3 V or +5 V. Must be the same voltage as pin 13.
Connect to ground.
Serial communications (1.84 on -01 version, or 3.68MHz on -02 version) clock output.
32.768 kHz square wave clock output.
Power Down serial Communications clock output (stops low) when low.
Power Down CPU clock output (stops low) when low.
Powers Down everything but 32 kHz oscillator internally. 32 kHz output buffer is off.
Connect to ground.
Connect to +3.3 V or +5 V. Must be the same voltage as pin 5.
CPUCLK output. See Table above.
Select 0 for CPUCLK frequencies. See Table above.
Select 1 for CPUCLK frequencies. See Table above.
Type: I = Input, O = output, P = power supply connection
Power Down status:
Output clocks will stop in a low state when powered down
External Components
The MK3233 requires a minimum number of external components for proper operation. Decoupling
capacitors of 0.1µF should be connected between VDD and GND, and VDD32 and GND, as close to the
MK3233 as possible. A series resistor should be used on the VDD32 supply. A series termination resistor of
33Ω may be used for each clock output, except the 32.768 kHz. For tuning the real time clock output, use
a 32.768 kHz crystal with a load capacitance of 12.5pF, and connect a 20pF±5% (NPO dielectric)
capacitor between each crystal pin and ground. The 32.768 kHz crystal must be connected as close to the
chip as possible. Consult MicroClock for a recommended external circuit schematic.
MDS 3233 F
2
Revision 11070
Printed 11/16/00
Integrated Circuit Systems, Inc.• 525 Race Street• San Jose • CA • 95126• (408) 295-9800 tel • www.icst.com
I C R O
C
LOC K
Electrical Specifications
Parameter
Supply Voltage, VDD
Inputs and Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage Temperature
Operating Voltage, VDD
Operating Voltage, VDD32
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
Input High Voltage, VIH
Input Low Voltage, VIL
Output High Voltage, VOH
Output Low Voltage, VOL
IDD Operating Supply Current, 5 V
IDD32 with only 32 kHz running, 5 V
IDD Operating Supply Current, 3.3 V
IDD32 with only 32 kHz output running, 3.3 V
IDD32, only 32 kHz osc. running, 3.3 V, note 2
Short Circuit Current, 5 V
Short Circuit Current, 5 V
Input Capacitance
Input Frequency
Output Clock Rise and Fall Time, 0.2 to 0.8VDD
Output Clock Duty Cycle, all MHz clocks
32.768 kHz Clock Duty Cycle
Absolute Clock Period Jitter, CPU clock
Power up time, CPU off to 50 MHz, 32k running
Transition time, 8 MHz to 50 MHz
Transition time, 50 MHz to 8 MHz
Power on time,VDD32=0 V to all clocks stable
Power on time, all power down pins taken high
MK3233
Handheld System Clock Synthesizer
Minimum
Typical
Maximum
7
VDD+0.5
70
260
150
5.5
5.5
0.8
2.4
0.4
1.9
0.4
2.4
0.4
11
3.5
6.5
2.5
1
±30
±100
7
32.768
Units
V
V
°C
°C
°C
V
V
V
V
V
V
V
V
V
V
mA
µA
mA
µA
µA
mA
mA
pF
kHz
ns
%
%
ps
ms
ms
ms
ms
ms
Conditions
Referenced to GND
Referenced to GND
Max of 10 seconds
ABSOLUTE MAXIMUM RATINGS (note 1)
-0.5
-20
-65
3.0
2.0
2.0
DC CHARACTERISTICS (at 5.0 V unless otherwise noted)
VDD=5 V
VDD=5 V
VDD=5 V, IOH=-25mA
VDD=5 V, IOL=25mA
VDD=3.3 V
VDD=3.3 V
VDD=3.3 V, IOH=-8mA
VDD=3.3 V, IOL=8mA
No Load, 50MHz
No Load
No Load, 50MHz
No Load
32kHz output off. PD=0
32 kHz output
CPU output
AC CHARACTERISTICS (at 5.0 V unless otherwise noted)
2
55
500
9
4
2.5
500
15
At VDD/2
45
At VDD32/2
20 to 50 MHz
-500
VDD=3.3 or 5 V
VDD=3.3 or 5 V
VDD=3.3 or 5 V
32.768kHz crystal with ESR
≤25kΩ
32.768kHz oscillator running
49 to 51
57
1000
Note 1: Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
Note 2: When PD=0 (low) and VDD32 is greater than 2.0V, then the 32kHz oscillator will continue to run on the chip, but the
output is turned off. This allows for a quick power-up (<20ms), while the chip is only consuming approximately 1µA.
MDS 3233 F
3
Revision 11070
Printed 11/16/00
Integrated Circuit Systems, Inc.• 525 Race Street• San Jose • CA • 95126• (408) 295-9800 tel • www.icst.com
I C R O
C
LOC K
MK3233
Handheld System Clock Synthesizer
Package Outline and Package Dimensions
(
For current dimensional specifications, see JEDEC Publication No. 95.)
16 pin SOIC narrow
Symbol
A
Inches
Min
Max
0.0532 0.0688
0.0040 0.0098
0.0130 0.0200
0.0075 0.0098
0.3859 0.3937
0.1497 0.1574
.050 BSC
0.2284 0.2440
0.0099 0.0195
0.0160 0.0500
Millimeters
Min
Max
1.35
1.75
0.10
0.24
0.33
0.51
0.19
0.24
9.80
10.00
3.80
4.00
1.27 BSC
5.80
6.20
0.25
0.50
0.41
1.27
E
INDEX
AREA
H
A1
B
C
D
A1
e
C
h x 45°
A
L
D
E
e
H
h
L
B
Ordering Information
Part/Order Number
MK3233-01S
MK3233-02S
MK3233-01STR
MK3233-02STR
Marking
MK3233-01S
MK3233-02S
MK3233-01S
MK3233-02S
Communications Clock
1.843 MHz
3.686 MHz
1.843 MHz
3.686 MHz
Package
16 pin SOIC
16 pin SOIC
Add Tape & Reel
Add Tape & Reel
Temperature
-20 to 70 °C
-20 to 70 °C
-20 to 70 °C
-20 to 70 °C
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its
use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is
intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary
environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does
not authorize or warrant any ICS product for use in life support devices or critical medical instruments.
MDS 3233 F
4
Revision 11070
Printed 11/16/00
Integrated Circuit Systems, Inc.• 525 Race Street• San Jose • CA • 95126• (408) 295-9800 tel • www.icst.com
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
