CMOS Programmable peripheral
Interface
Features
• Pin Compatible with NMOS 8255A
• 24 Programmable I/O Pins
• Fully TTL Compatible
• High Speed, No “Wait State” Operation with 5MHz
80C86 and 8MHz 80C88
• Direct Bit Set/Reset Capability
• Enhanced Control Word Read Capability
• L7 Process
• 2.5mA Drive Capability on All I/O Ports
• Low Standby Power (ICCSB) . . . . . . . . . . . . . . . . .10µA
WS82C55A
Description
The WS82C55A is a high performance CMOS version of
the industry standard 8255A and is manufactured using a
self-aligned silicon gate CMOS process (Scaled SAJI IV). It
is a general purpose programmable I/O device which may be
used with many different microprocessors. There are 24 I/O
pins which may be individually programmed in 2 groups of
12 and used in 3 major modes of operation. The high
performance and industry standard configuration of the
WS82C55A
make it compatible with the 80C86, and
other microprocessors.
Static CMOS circuit design insures low operating power. TTL
compatibility over the full military temperature range and bus
hold circuitry eliminate the need for pull-up resistors. The
advanced SAJI process results in performance equal
to or greater than existing functionally equivalent products at
a fraction of the power.
SPEED
8MHz
8MHz
Ordering Information
PART NUMBERS
SPEED
PART NUMBERS
TEMPERATURE
RANGE
o
PKG.
40DIP
WS82C55A-5P
5MHz
WS82C55AP
0 C to 70 C
o
o
WS82C55A-5C
WS82C55A-5Q
5MHz
5MHz
WS82C55AC
WS82C55AQ
0 C to 70 C
o
44 PLCC
8MHz
0 C to 70 C
o
o
44 QFP
Pinouts
44
RD
43 PA
0
42 PA
1
41 PA
2
40 PA
3
38 PA
4
37 PA
5
36 PA
6
35 PA
7
34
WR
39 V
CC
PA3
PA2
PA1
PA0
RD
CS
GND
A1
A0
PC7
PC6
PC5
PC4
PC0
PC1
PC2
PC3
PB0
PB1
PB2
40
39
38
37
36
5
35
6
7
WS82C55A-5P
34
8
WS82C55AP
33
32
9
10
31
11
30
12
29
1
2
3
4
13
14
15
16
17
18
19
20
PA4
PA5
PA6
CS
1
PA7
WR
GND 2
RESET
A
1
3
D0
A
0
4
D1
PC
7
5
D2
PC
6
6
D3
D4
PC
5
7
D5
PC
4
8
D6
PC
0
9
D7
PC
1
10
V
CC
PC
2
11
PB7
PB6
PB5
PB4
PB3
RD
PA0
PA1
PA2
PA3
NC
PA4
PA5
PA6
PA7
WR
6 5 4 3 2 1 44 43 42 41 40
WS82C55A-5Q
WS82C55AQ
QFP-44
DIP-40
28
27
26
25
24
23
22
21
PC2
PC3
PB0
PB1
PB
0
14
PB
1
15
PB
2
16
V
CC
17
PB
3
18
PB
4
19
PB
5
20
PB
6
21
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
NC 12
PC
3
13
1
Wing Shing Computer Components Co., (H.K.)Ltd.
Homepage:
http://www.wingshing.com
Tel:(852)2341 9276 Fax:(852)2797 8153
E-mail: wsccltd@hkstar.com
NC 22
PB2
NC
PB3
PB4
PB5
PB6
PB7
33
32
31
30
29
28
27
26
25
24
23
RESET
D
0
D
1
D
2.
D
3
D
4
D
5
D
6
D
7
V
CC
PB
7
CS
GND
A1
A0
PC7
NC
PC6
PC5
PC4
PC0
PC1
7
8
9
10
11
12
13
14
15
16
17
WS82C55A-5C
WS82C55AC
PLCC-44
39
38
37
36
35
34
33
32
31
30
29
RESET
D0
D1
D2
D3
NC
D4
D5
D6
D7
V
CC
18 1920 21 22 23 24 25 26 27 28
WS82C55A
Pin Description
( For DIP-40)
SYMBOL
V
CC
GND
D0-D7
RESET
CS
RD
WR
A0-A1
PIN
NUMBER
26
7
27-34
35
6
5
36
8, 9
I/O
I
I
I
I
I
TYPE
DESCRIPTION
V
CC
: The +5V power supply pin. A 0.1µF capacitor between pins 26 and 7 is
recommended for decoupling.
GROUND
DATA BUS: The Data Bus lines are bidirectional three-state pins connected to the
system data bus.
RESET: A high on this input clears the control register and all ports (A, B, C) are set
to the input mode with the “Bus Hold” circuitry turned on.
CHIP SELECT: Chip select is an active low input used to enable the 82C55A onto the
Data Bus for CPU communications.
READ: Read is an active low input control signal used by the CPU to read status
information or data via the data bus.
WRITE: Write is an active low input control signal used by the CPU to load control
words and data into the 82C55A.
ADDRESS: These input signals, in conjunction with the RD and WR inputs, control
the selection of one of the three ports or the control word register. A0 and A1 are
normally connected to the least significant bits of the Address Bus A0, A1.
PORT A: 8-bit input and output port. Both bus hold high and bus hold low circuitry are
present on this port.
PORT B: 8-bit input and output port. Bus hold high circuitry is present on this port.
PORT C: 8-bit input and output port. Bus hold circuitry is present on this port.
PA0-PA7
PB0-PB7
PC0-PC7
1-4, 37-40
18-25
10-17
I/O
I/O
I/O
Functional Diagram
POWER
SUPPLIES
+5V
GND
GROUP A
CONTROL
GROUP A
PORT A
(8)
I/O
PA7-PA0
BI-DIRECTIONAL
DATA BUS
D7-D0
DATA BUS
BUFFER
8-BIT
INTERNAL
DATA BUS
GROUP A
PORT C
UPPER
(4)
GROUP B
PORT C
LOWER
(4)
I/O
PC7-PC4
I/O
PC3-PC0
RD
WR
A1
A0
RESET
READ
WRITE
CONTROL
LOGIC
GROUP B
CONTROL
GROUP B
PORT B
(8)
I/O
PB7-PB0
CS
2
WS82C55A
Functional Description
Data Bus Buffer
This three-state bi-directional 8-bit buffer is used to interface
WS82C55A
to the system data bus. Data is transmitted or
received by the buffer upon execution of input or output
instructions by the CPU. Control words and status informa-
tion are also transferred through the data bus buffer.
Read/Write and Control Logic
The function of this block is to manage all of the internal and
external transfers of both Data and Control or Status words.
It accepts inputs from the CPU Address and Control busses
and in turn, issues commands to both of the Control Groups.
(CS)
Chip Select. A “low” on this input pin enables the
communcation between the
WS82C55A
and the CPU
(RD)
Read. A “low” on this input pin enables
82C55A to send
the data or status information to the CPU on the data bus. In
essence, it allows the CPU to “read from” the
WS82C55A
(WR)
Write. A “low” on this input pin enables the CPU to
write data or control words into the
WS82C55A
(A0 and A1)
Port Select 0 and Port Select 1. These input
signals, in conjunction with the RD and WR inputs, control
the selection of one of the three ports or the control word
register. They are normally connected to the least significant
bits of the address bus (A0 and A1).
WS
82C55A BASIC OPERATION
INPUT OPERATION
(READ)
Port A
→
Data Bus
Port B
→
Data Bus
Port C
→
Data Bus
Control Word
→
Data Bus
OUTPUT OPERATION
(WRITE)
0
0
1
1
0
1
0
1
1
1
1
1
0
0
0
0
0
0
0
0
Data Bus
→
Port A
Data Bus
→
Port B
Data Bus
→
Port C
Data Bus
→
Control
DISABLE FUNCTION
X
X
X
X
X
1
X
1
1
0
Data Bus
→
Three-State
Data Bus
→
Three-State
RD
WR
A1
A0
RESET
READ
WRITE
CONTROL
LOGIC
POWER
SUPPLIES
+5V
GND
GROUP A
CONTROL
GROUP A
PORT A
(8)
I/O
PA7-
PA0
BI-DIRECTIONAL
DATA BUS
DATA
BUS
D7-D0
BUFFER
GROUP A
PORT C
UPPER
(4)
8-BIT
INTERNAL
DATA BUS
GROUP B
PORT C
LOWER
(4)
I/O
PC7-
PC4
I/O
PC3-
PC0
GROUP B
CONTROL
GROUP B
PORT B
(8)
I/O
PB7-
PB0
CS
FIGURE 1. 82C55A BLOCK DIAGRAM. DATA BUS BUFFER,
READ/WRITE, GROUP A & B CONTROL LOGIC
FUNCTIONS
(RESET)
Reset. A “high” on this input initializes the control
register to 9Bh and all ports (A, B, C) are set to the input
mode. “Bus hold” devices internal to the 82C55A will hold
the I/O port inputs to a logic “1” state with a maximum hold
current of 400µA.
Group A and Group B Controls
The functional configuration of each port is programmed by
the systems software. In essence, the CPU “outputs” a con-
trol word to the WS82C55A
. The control word contains
information such as “mode”, “bit set”, “bit reset”, etc., that ini-
tializes the functional configuration of the
WS82C55A
Each of the Control blocks (Group A and Group B) accepts
“commands” from the Read/Write Control logic, receives
“control words” from the internal data bus and issues the
proper commands to its associated ports.
Control Group A - Port A and Port C upper (C7 - C4)
Control Group B - Port B and Port C lower (C3 - C0)
The control word register can be both written and read as
shown in the “Basic Operation” table. Figure 4 shows the
control word format for both Read and Write operations.
When the control word is read, bit D7 will always be a logic
“1”, as this implies control word mode information.
A1
0
0
1
1
A0
0
1
0
1
RD
0
0
0
0
WR
1
1
1
1
CS
0
0
0
0
3
WS82C55A
Ports A, B, and C
The WS82C55A
contains three 8-bit ports (A, B, and C). All can
be configured to a wide variety of functional characteristics
by the system software but each has its own special features
or “personality” to further enhance the power and flexibility of
the
WS82C55A
Port A
One 8-bit data output latch/buffer and one 8-bit data
input latch. Both “pull-up” and “pull-down” bus-hold devices
are present on Port A. See Figure 2A.
Port B
One 8-bit data input/output latch/buffer and one 8-bit
data input buffer. See Figure 2B.
Port C
One 8-bit data output latch/buffer and one 8-bit data
input buffer (no latch for input). This port can be divided into
two 4-bit ports under the mode control. Each 4-bit port con-
tains a 4-bit latch and it can be used for the control signal
output and status signal inputs in conjunction with ports A
and B. See Figure 2B.
INPUT MODE
MASTER
RESET
OR MODE
CHANGE
INTERNAL
DATA IN
INTERNAL
DATA OUT
(LATCHED)
OUTPUT MODE
EXTERNAL
PORT A PIN
register will contain 9Bh. During the execution of the system
program, any of the other modes may be selected using a
single output instruction. This allows a single 82C55A to
service a variety of peripheral devices with a simple software
maintenance routine. Any port programmed as an output
port is initialized to all zeros when the control word is written.
ADDRESS BUS
CONTROL BUS
DATA BUS
RD, WR
D7-D0
82C55A
A0-A1
CS
MODE 0
C
B
8
I/O
4
I/O
4
I/O
A
8
I/O
PB7-PB0
MODE 1
PC3-PC0
C
PC7-PC4
PA7-PA0
B
8
I/O
CONTROL CONTROL
OR I/O
OR I/O
C
I/O
A
8
I/O
PB7-PB0
MODE 2
PA7-PA0
B
8
A
BI-
DIRECTIONAL
FIGURE 2A. PORT A BUS-HOLD CONFIGURATION
RESET
OR MODE
CHANGE
V
CC
P
PB7-PB0
CONTROL
PA7-PA0
FIGURE 3. BASIC MODE DEFINITIONS AND BUS INTERFACE
CONTROL WORD
INTERNAL
DATA IN
INTERNAL
DATA OUT
(LATCHED)
OUTPUT MODE
EXTERNAL
PORT B, C
PIN
D7 D6 D5 D4 D3 D2 D1 D0
GROUP B
PORT C (LOWER)
1 = INPUT
0 = OUTPUT
PORT B
1 = INPUT
0 = OUTPUT
MODE SELECTION
0 = MODE 0
1 = MODE 1
GROUP A
PORT C (UPPER)
1 = INPUT
0 = OUTPUT
PORT A
1 = INPUT
0 = OUTPUT
MODE SELECTION
00 = MODE 0
01 = MODE 1
1X = MODE 2
MODE SET FLAG
1 = ACTIVE
FIGURE 2B. PORT B AND C BUS-HOLD CONFIGURATION
FIGURE 2. BUS-HOLD CONFIGURATION
Operational Description
Mode Selection
There are three basic modes of operation than can be
selected by the system software:
Mode 0 - Basic Input/Output
Mode 1 - Strobed Input/Output
Mode 2 - Bi-directional Bus
When the reset input goes “high”, all ports will be set to the
input mode with all 24 port lines held at a logic “one” level by
internal bus hold devices. After the reset is removed, the
WS82C55A
can remain in the input mode with no additional ini-
tialization required. This eliminates the need to pullup or pull-
down resistors in all-CMOS designs. The control word
FIGURE 4. MODE DEFINITION FORMAT
4
WS82C55A
The modes for Port A and Port B can be separately defined,
while Port C is divided into two portions as required by the
Port A and Port B definitions. All of the output registers,
including the status flip-flops, will be reset whenever the
mode is changed. Modes may be combined so that their
functional definition can be “tailored” to almost any I/O
structure. For instance: Group B can be programmed in
Mode 0 to monitor simple switch closings or display compu-
tational results, Group A could be programmed in Mode 1 to
monitor a keyboard or tape reader on an interrupt-driven
basis.
The mode definitions and possible mode combinations may
seem confusing at first, but after a cursory review of the
complete device operation a simple, logical I/O approach will
surface. The design of the 82C55A has taken into account
things such as efficient PC board layout, control signal defi-
nition vs. PC layout and complete functional flexibility to sup-
port almost any peripheral device with no external logic.
Such design represents the maximum use of the available
pins.
Single Bit Set/Reset Feature (Figure 5)
Any of the eight bits of Port C can be Set or Reset using a
single Output instruction. This feature reduces software
requirements in control-based applications.
When Port C is being used as status/control for Port A or B,
these bits can be set or reset by using the Bit Set/Reset
operation just as if they were output ports.
CONTROL WORD
D7 D6 D5 D4 D3 D2 D1 D0
X
X
DON’T
CARE
X
BIT SET/RESET
1 = SET
0 = RESET
BIT SELECT
0 1 2 3 4
0 1 0 1 0
0 0 1 1 0
0 0 0 0 1
This function allows the programmer to enable or disable a
CPU interrupt by a specific I/O device without affecting any
other device in the interrupt structure.
INTE Flip-Flop Definition
(BIT-SET)-INTE is SET - Interrupt Enable
(BIT-RESET)-INTE is Reset - Interrupt Disable
NOTE: All Mask flip-flops are automatically reset during mode se-
lection and device Reset.
Operating Modes
Mode 0
(Basic Input/Output). This functional configuration
provides simple input and output operations for each of the
three ports. No handshaking is required, data is simply writ-
ten to or read from a specific port.
Mode 0 Basic Functional Definitions:
• Two 8-bit ports and two 4-bit ports
• Any Port can be input or output
• Outputs are latched
• Input are not latched
• 16 different Input/Output configurations possible
MODE 0 PORT DEFINITION
A
D4
0
0
0
0
D3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
D1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
B
D0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
GROUP A
PORTC
PORT A (Upper)
Output
Output
Output
Output
Output
Output
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
Output
Output
Output
Output
Input
Input
Input
Input
Output
Output
Output
Output
Input
Input
Input
Input
#
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
GROUP B
PORTC
PORT B (Lower)
Output
Output
Input
Input
Output
Output
Input
Input
Output
Output
Input
Input
Output
Output
Input
Input
Output
Input
Output
Input
Output
Input
Output
Input
Output
Input
Output
Input
Output
Input
Output
Input
5
1
0
1
6
0
1
1
7
1 B0
1 B1
1 B2
0
0
0
BIT SET/RESET FLAG
0 = ACTIVE
0
1
1
1
1
1
1
1
1
FIGURE 5. BIT SET/RESET FORMAT
Interrupt Control Functions
is programmed to operate in mode 1 or
mode 2, control signals are provided that can be used as
interrupt request inputs to the CPU. The interrupt request
signals, generated from port C, can be inhibited or enabled
by setting or resetting the associated INTE flip-flop, using the
bit set/reset function of port C.
When WS82C55A
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
