sames
FEATURES
n
SA9110A
MONOCHIP THREE PHASE BIDIRECTIONAL
KILOWATT HOUR METERING IC
n
n
Performs bidirectional energy meter-
ing and directly drives a LCD with 7
digits plus announciators
4 externally selectable on-chip tariff
registers
An additional total energy register
Meets the IEC 521/1036 Specification
requirements for Class 1 AC Watt hour
meters
Optical interface for electronic reading
according to IEC1107 Mode D
Pulse output for calibration
Total power consumption rating below
40mW
Adaptable to different types of current
sensors
Operates over a wide temperature
range
Precision voltage reference on-chip
Protected against ESD
n
n
n
n
n
n
n
n
DESCRIPTION
The SAMES SA9110A Three Phase bidi-
rectional energy metering integrated cir-
cuit has an integrated Liquid Crystal Dis-
play (LCD) driver for a 7 digit (7 segment)
display as well as 4 multiple tariff registers.
The SA9110A performs the active power
calculation.
The method of calculation takes the power
factor into account.
The measured energy is displayed in kilo
Watt hours (kWh). The SA9110A is capa-
ble of driving a display having a resolution
of 1/10 kWh.
This innovative universal energy metering
integrated circuit is ideally suited for en-
ergy measurement in three phase sys-
tems.
The SA9110A integrated circuit is avail-
able in a 68 pin plastic leaded chip carrier
(PLCC-68) package type.
4365
PIN CONNECTIONS
60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44
TP61
SDO
PCLK
PDTA
PGM
PB
SR[0]
SR[1]
V DD
V SS
VREF
CON3
COP3
IVP3
IVP2
IVP1
TP9
61
62
63
64
65
66
67
68
1
2
3
4
5
6
7
8
9
OSC1
OSC2
S[13]
S[12]
S[11]
S[10]
S[9]
S[8]
S[7]
S[6]
S[5]
S[4]
S[3]
S[2]
S[1]
S[0]
TP44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26
COFF
R[3]
R[2]
R[1]
R[0]
VBA
V SS
CINP
CIPP
CONP
COPP
IIP3
IIN3
IIP2
IIN2
IIP1
IIN1
DR-00952
TP10
TP11
GND
TP13
COP2
CON2
CON1
COP1
CIP1
CIN1
CIP2
CIN2
CIP3
CIN3
TP24
V DD
TP26
Package: PLCC-68
1/18
PDS039-SA9110A-001
REV. B
28-08-1996
SA9110A
BLOCK DIAGRAM
16 CONNECTIONS
FOR LOOPCAPS
SDO
VBA R[0] R[1] R[2] R[3] V DD V SS
IVP1
IVP2
IVP3
IIP1
IIN1
ANALOG
SIGNAL
PRO-
CESSING
SERIAL
OUT
INTERFACE
TARIFF
REGISTERS
LCD
CONTROL
INTEGRAT.
&
PULSE
RATE
GENERATION
IIP2
IIN2
IIP3
IIP2
GND
VREF
REF
TIMING & CONTROL
OSC
S[0]
S[1]
S[2]
S[3]
S[4]
S[5]
S[6]
S[7]
S[8]
S[9]
S[10]
S[11]
S[12]
S[13]
COFF
OSC1
OSC2
DR-00953
PGM
PB
PDTA PCLK SR[0] SR[1]
ABSOLUTE MAXIMUM RATINGS*
Parameter
Symbol
Supply Voltage
V
DD
-V
SS
Current on any pin
I
PIN
Storage Temperature
T
STG
Operating Temperature
T
O
Min
-0.3
-150
-40
-10
Max
6.0
+150
+125
+70
Unit
V
mA
°C
°C
* Stresses above those listed under “Absolute Maximum Ratings” may cause perma-
nent damage to the device. This is a stress rating only. Functional operation of the
device at these or any other condition above those indicated in the operational sections
of this specification, is not implied. Exposure to Absolute Maximum Ratings for
extended periods may affect device reliability.
2/18
sames
SA9110A
ELECTRICAL CHARACTERISTICS
(Over the temperature range -10°C to +70°C
#
, unless otherwise specified.)
Parameter
Supply Voltage
Supply Current
Nonlinearity of
power calculation
Symbol
V
DD
-V
SS
I
DD
Min
4.5
Typ
Max
5.5
15
+0.3
Unit
V
mA
%
1% - 100% of
rated power
Peak value
Peak value
R[0] .. R[3]
S[0] .. S[15]
Default
1
Programmed
1
I
OL
= 5mA
I
OH
= -2mA
Condition
-0.3
Current Sensor Inputs (Differential)
Input Current Range
I
II
Voltage Sensor Inputs (Asymmetric)
Input current Range
I
IV
LCD backplane Voltage
V
B
LCD segment Voltage
Pin SDO
Pulse rate
Output Voltage Low
Output Voltage High
Oscillator
Pin VREF
Ref. Current
Ref. Voltage
Pins PB, SR[0], SR[1],
PGM
Input Voltage High
Input Voltage Low
Pullup Current
Pin PCLK
Input Voltage High
Input Voltage Low
Input Current High/
Low
Pin V
BA
V
S
-25
-25
V
DD
&
V
SS
1/3 V
DD
2/3V
DD
+25
+25
µA
µA
V
V
Hz
Hz
V
V
f
P
3.5
80
V
SS
+1
V
OL
V
OH
V
DD
-1
Recommended crystal:
TV colour burst crystal f = 3.5795 MHz
With R
7
= 24kΩ
-I
R
45
50
55
µA
connected to V
SS
V
R
1.1
1.3
V
Referred to V
SS
V
IH
V
IL
4
1
30
V
V
µA
V
V
µA
nA
V
V
IN
= V
SS
V
IH
V
IL
4
1
±30
V
IN
=V
SS
..V
DD
Power down
mode
I
MAX
V
MIN
50
1.1
#
Extended Operating Temperature Range available on request
Note 1: At rated conditions
sames
3/18
SA9110A
PIN DESCRIPTION
Pin
12
1
25
2
37
38
8
7
6
27
28
29
30
31
32
60
59
39
40
41
42
45
46
47
48
49
50
51
52
53
54
55
56
57
58
43
Designation
GND
V
DD
V
DD
V
SS
V
SS
VBA
IVP1
IVP2
IVP3
IIN1
IIP1
IIN2
IIP2
IIN3
IIP3
OSC1
OSC2
R[0]
R[1]
R[2]
R[3]
S[0]
S[1]
S[2]
S[3]
S[4]
S[5]
S[6]
S[7]
S[8]
S[9]
S[10]
S[11]
S[12]
S[13]
COFF
Type
Supply
Supply
Supply
Supply
Supply
Supply
Analog in
Analog in
Analog in
Analog in
Analog in
Analog in
Analog in
Analog in
Analog in
Input
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Description
Ground
Positive Supply Voltage
Negative Supply Voltage
Battery back-up. Negative Supply Voltage
Input for voltage sense : Phase 1
Input for voltage sense : Phase 2
Input for voltage sense : Phase 3
Inputs for current sensor : Phase 1
Inputs for current sensor : Phase 2
Inputs for current sensor : Phase 3
Connections for crystal or ceramic resonator
(OSC1 = Input; OSC2 = Output)
Liquid crystal display (LCD) backplane drivers
Liquid crystal display (LCD) segment drivers
Connection for all unused LCD segments, to ensure
off status
4/18
sames
SA9110A
PIN DESCRIPTION (continued)
Pin
16
17
15
14
4
5
34
33
19
18
21
20
23
22
36
35
3
62
67
68
66
65
Designation
CON1
COP1
CON2
COP2
CON3
COP3
CONP
COPP
CIN1
CIP1
CIN2
CIP2
CIN3
CIP3
CINP
CIPP
VREF
SDO
SR[0]
SR[1]
PB
PGM
Type
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Analog
Open drain
Input
Input
Input
Input
Description
Connections for outer loop capacitors of A/D
converters
Connections for inner loop capacitors of A/D
converters
Connection for reference current setting resistor
Pulse rate output. Serial data output when PB is low
Control for tariff register selection (on-chip pull-up)
Control for tariff register selection (on-chip pull-up)
Push Button: Display select/start serial data
transmission on SDO (on-chip pull-up)
Programming Mode . It is recommended that pin PGM
be connected to VDD via a 470
Ω
resistor to guard
against transients or noise.
64
63
9
10
11
13
24
26
44
61
PDTA
PCLK
TP9
TP10
TP11
TP13
TP24
TP26
TP44
TP61
Input
Input
Programming Data (on-chip pull-down)
Programming Clock
Manufacturer's test pins (Leave unconnected)
sames
5/18
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
