54VCXHR162245
Rad hard low voltage CMOS 16-bit bus buffer transceiver
(3-state) with 3.6V tolerant inputs and outputs
Features
■
■
1.65 to 3.6V inputs and outputs
High speed in both A, B outputs:
– t
PD
= 3.4ns at V
CC
= 3.0 to 3.6V
– t
PD
= 4.3ns at V
CC
= 2.3 to 2.7V
Symmetrical impedance outputs:
– |I
OH
| = I
OL
= 12mA (Min) at V
CC
= 3.0V
– |I
OH
| = I
OL
= 8mA (Min) at V
CC
= 2.3V
Power down protection on inputs and outputs
26Ω serie resistors in bith A and B port outputs
Operating voltage range:
– V
CC
(Opr) = 1.65V to 3.6V
Pin and function compatible with 54 SERIES
HR162245
Bus hold provided on both sides
Cold spare function
Latch-up performance exceeds
300mA (JESD 17)
ESD performance:
– HBM > 2000V
(MIL STD 883 method 3015); MM > 200V
300KRad Mil1019.6 Condition A, (RHA QML
qualification extension undergone)
No SEL, no SEU under 72 Mev/cm2/mg LET
heavy ions irradiation
QML qualified product
Device fully compliant with
DSCC SMD 5962-05213
Flat-48
■
■
■
■
■
■
■
■
■
Description
The 54VCXHR162245 is a low voltage CMOS 16
bit bus transceiver (3-state) fabricated with sub-
micron silicon gate and five-layer metal wiring
C
2
MOS technology. It is ideal for low power and
very high speed 1.65 to 3.6V applications; it can
be interfaced to 3.6V signal environment for both
inputs and outputs.
This IC is intended for two-way asynchronous
communication between data buses; the direction
of data transmission is determined by DIR input.
The two enable inputs nG can be used to disable
the device so that the buses are effectively
isolated. The device circuits is including 26Ω
series resistance in the A and B port outputs.
These resistors permit to reduce line noise in high
speed applications. Bus hold on data inputs is
provided in order to eliminate the need for
external pull-up or pull-down resistor.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage. All floating bus terminals during High Z
State must be held HIGH or LOW.
■
■
■
■
July 2007
Rev 5
1/17
www.st.com
17
Contents
54VCXHR162245
Contents
1
2
Logic symbols and I/O equivalent circuit . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2.1
2.2
2.3
Pin connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
Truth table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
3
Maximum rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3.1
Recommended operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4
5
6
7
8
9
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Test circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Order code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2/17
54VCXHR162245
Pin settings
2.2
Pin description
Table 1. Pin description
Pin N°
1
2, 3, 5, 6, 8, 9, 11, 12
13, 14, 16, 17, 19, 20, 22, 23
24
25
36, 35, 33, 32, 30, 29, 27, 26
47, 46, 44, 43, 41, 40, 38, 38
48
4, 10, 15, 21, 28, 34, 39, 45
7, 18, 31, 42
Symbol
1DIR
1B1 to 1B8
2B1 to 2B8
2DIR
2G
2A1 to 2A8
1A1 to 1A8
1G
GND
V
CC
Name and function
Directional control
Data Inputs/Outputs
Data Inputs/Outputs
Directional Control
Output Enable Input
Data Inputs/Outputs
Data Inputs/Outputs
Output enable input
Ground (0V)
Positive supply voltage
2.3
Truth table
Table 2. Truth table
Inputs
G
L
L
H
DIR
L
H
X
A BUS
OUTPUT
INPUT
Z
Function
B BUS
INPUT
OUTPUT
Z
Output
Yn
A=B
B=A
Z
Note:
X = Do not care; Z = High Impedance
5/17
无线连接
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
