The module consists of a PIN photodetector, a low noise
preamplifier, a connectorized single-mode fibre pigtail and a
hermetic metal package with coplanar output. Optimized for
use in 10 Gb/s long haul applications, either as a discrete
device or within a transponder, using NRZ Modulation.
Features:
• High sensitivity, -20.5dBm typical
• Surface mount MSA compliant
• Low capacitance high speed InGaAs PIN detector
• Hermetically sealed
• Designed to exceed the requirements of Bellcore
GR468-CORE
• Single mode fibre tail
• Compatible with AT10GC APD Receiver
• Output stage limits at 400m Vp-p differential
eliminating the need for a post amplifier
• Low Power Consumption, only 235mW
• RoHS 5/6 compliant
1
Data Sheet
Characteristics
TC = 25°C unless otherwise specified.
Parameter
Optical sensitivity 2
31-
1 BER <10
-12 [4]
Optical overload 2
31-
1 BER <10
-12
High frequency -3 dB corner
PiN bias voltage
Dark current
PIN responsivity
[1]
[2]
Symbol
Sens
Psat
f3 dB
Vpd
Id
R
Vee
lee
TZG
Min
Typ
-20.5
Max
-19
Unit
dBm
dBm
GHz
+1
8
9
-8
5
10
0.7
0.8
-5.2
45
1600
2200
3400
Return loss S22 (400 KHz to 7 GHz)
dB
V
nA
A/W
V
mA
Ohms
Amplifier bias voltage
Amplifier current consumption
Transimpedance gain
Notes
[1]
[2]
[3]
[4]
[5]
[2] [3] [5]
Optical wavelength between 1525nm – 1575nm.
Load impedance is 50
Ω
(AC coupled) with a return loss >20 dB,up to 20 GHz.
Excludes PIN responsivity.
Measured with 10 Gb/s NRZ PRBS data and no FEC.
Differential.
Absolute Ratings
Parameter
Amplifier bias voltage
Operating temperature
Storage temperature
Optical input
[3]
[2]
[1]
Symbol
Vcc
Top
Tstg
po
Min
-6
-40
-40
35
Max
0
85
85
10
+7.5
Unit
V
°C
°C
dBm
mm
V
Fibre bend radius
Maximum PIN bias voltage
Notes (Absolute Ratings):
Vpd
[1] The operating temperature is defined as the temperature of the module case.
[2] The rating is referred to ambient temperature.
[3] The optical level that causes no damage to the module. However, the electrical and optical performance specified in this document may not be guaranteed.
2
Data Sheet
Pin Out
Pin #
1
2
3
4
5
6
7
8
9
Symbol
GND
Vpd
NC
Vee
NC
GND
GND
Out_N
GND
Parameter
Case ground
PIN bias voltage
No connection
Amplifier Bias
No connection
Case ground
Case ground
Negative output
Case ground
Pin #
10
11
12
13
14
15
16
17
Symbol
Out_P
GND
GND
FBIN
NC
NC
NC
GND
Parameter
Positive output
Case ground
Case ground
No connection
No connection
No connection
No connection
Case ground
Circuit Schematic
Figure 1: Schematic Diagram
3
Data Sheet
Typical Performance Characteristics
Figure 2: Typical eye diagram measured at 10 Gb/s with NRZ data
Outline Drawing
Figure 3: Outline Diagram
4
Data Sheet
RoHS Compliance
Bookham is fully committed to environment
protection and sustainable development and has
set in place a comprehensive program for
removing polluting and hazardous substances from
all of its products. The relevant evidence of RoHS
compliance is held as part of our controlled
documentation for each of our compliant products.
RoHS compliance parts are available to order,
please refer to the ordering information section for
further details.
Ordering Information
PT10XGC
- (Connector)
J = SC/PC
J57 = LC
e.g. PT10XGC-J is a PT10XGC with an SC/PC connector.
Other options available on request
Contact Information
North America
Bookham Worldwide
Headquarters
2584 Junction Ave.
San Jose
CA 95134
USA
• Tel: +1 408 919 1500
• Fax: +1 408 919 6083
Europe
Paignton Office
Brixham Road
Paignton
Devon
TQ4 7BE
United Kingdom
• Tel: +44 (0) 1803 66 2000
• Fax: +44 (0) 1803 66 2801
Asia
Shenzhen Office
2 Phoenix Road
Futian Free Trade Zone
Shenzhen 518038
China
• Tel: +86 755 33305888
• Fax: +86 755 33305805
+86 755 33305807
Important Notice
Performance figures, data and any illustrative material
provided in this data sheet are typical and must be
specifically confirmed in writing by Bookham before
they become applicable to any particular order or
contract. In accordance with the Bookham policy of
continuous improvement specifications may change
without notice. The publication of information in this
data sheet does not imply freedom from patent or other
protective rights of Bookham or others. Further details
are available from any Bookham sales representative.
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
ENTITY not1 IS
PORT(a : IN STD_LOGIC;
b : OUT STD_LOGIC);
END not1;
ARCHITECTURE no_t OF not1 IS
BEGIN
b ......
Logic analyzers are widely used tools in digital design verification and debugging. They can verify the proper functioning of digital circuits and help users identify and troubleshoot faults. They ...[详细]
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
