电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

TSSOP

产品描述small outline packages
文件大小98KB,共2页
制造商STATS
下载文档 选型对比 全文预览

TSSOP概述

small outline packages

文档预览

下载PDF文档
TSSOP
and
MSOP
Small Outline Packages
• Wide range of body sizes
• 8 to 56 lead counts
• Thermally enhanced versions
available (TSSOP-ep and
MSOP-ep)
FEATURES
TSSOP
Body Size: 3.0 x 4.4mm to 14.0 x 6.1mm
Lead Count: 8L to 56L
Lead Pitch: 0.50mm & 0.65mm
Package Height: 1.20mm max.
JEDEC standard compliant (MO-153)
Lead-free (Pb-free) and Green
Thermal Enhancements: ep (exposed pad)
MSOP
Body Size: 3 x 3mm
Lead Count: 8L & 10L
Lead Pitch: 0.65mm (8L) and 0.50mm (10L)
JEDEC standard compliant
Lead-free (Pb-free) and Green
Thermal enhancements: ep (exposed pad)
DESCRIPTION
STATS ChipPAC offers a complete line of Small Outline
Package (SOP) families including TSSOP, TSSOP-ep, and MSOP.
STATS ChipPAC’s TSSOP (Thin Shrink Small Outline Package) is
suitable for applications requiring a thin profile. TSSOP is a
leadframe based, plastic encapsulated package with gull wing
shaped leads on two sides with lead count ranging from 8 to
56 leads. The ultra thin TSSOP is made possible by optimal wire
looping control during the wire bonding process as well as
optimal package warpage control during the molding process.
TSSOP is designed to fill the niche of low pin count devices
where low profile and small footprint are key design consider-
ations. The TSSOP features 0.5 and 0.65mm lead pitch, and is
ideal for low pin count analog and mixed signal devices in
handheld applications such as PDAs and mobile / cellular
phones.
Taking the reliability of Small Outline Packages (SOP) one
step further, STATS ChipPAC offers a Micro Small Outline
Package (MSOP) for applications requiring thin, small, and
high reliability. This smaller package offers a smaller footprint,
shorter wires for improved electrical connections, and better
moisture reliability (MRT/MSL).
In addition to standard TSSOP and MSOP, STATS ChipPAC
offers thermally enhanced “ep” versions featuring an exposed
die paddle for efficient heat dissipation. The exposed die
attach pad design of the TSSOP package can provide excellent
thermal dissipation by soldering the copper die attach pad
directly onto the PCB, and is ideal for low pin count analog and
mixed signal devices.
STATS ChipPAC uses the latest leadframe technology and
state of the art design and simulation tools to achieve
optimum electrical and thermal performance. STATS ChipPAC’s
state of the art assembly facility and proven materials assure
high yield manufacturing and long term reliability.
APPLICATIONS
• Analog and Operation Amplifiers
• Controllers and Drivers
• Logic, Memory, and RF/Wireless
• Disk drives, video/audio and consumer electronics/
appliances
www.statschippac.com

TSSOP相似产品对比

TSSOP TSSOP-EP
描述 small outline packages small outline packages

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1745  2569  2047  1579  2574  36  52  42  32  44 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved