OXMPCI952-VBAG,OXMPCI952-VBAG pdf中文资料,OXMPCI952-VBAG引脚图,OXMPCI952-VBAG电路-Datasheet-电子工程世界

OXMPCI952-VBAG: 产品描述integrated high performance dual uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.; 文件大小657KB，共108页; 制造商Oxford; 官网地址http://www.oxsemi.com

下载文档选型对比全文预览

OXMPCI952-VBAG在线购买

供应商	器件名称	价格	最低购买	库存
	OXMPCI952-VBAG	-	-	点击查看	点击购买

OXMPCI952-VBAG概述

integrated high performance dual uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

文档预览

下载PDF文档

全文
预览

OXmPCI952 DATA SHEET

EATURES

•

Dual 16C950 High performance UART channels

8-bit Pass-through Local Bus (PCI

Bridge)

IEEE1284 Compliant SPP/EPP/ECP parallel port

(with

external transceiver)

Efficient 32-bit, 33MHz, Multi-function target-only PCI

controller, fully compliant to PCI Local Bus specification 3.0,

and PCI Power Management Specification 1.1

PCI and miniPCI Modes

(with CLKRUN# and PME#

generation in the D3cold state, in miniPCI mode)

UARTs fully software compatible with 16C550-type devices.

UART operation up to 60 MHz via external clock source. Up

to 20MHz with the crystal oscillator.

Baud rates up to 60Mbps in external 1x clock mode and

15Mbps in asynchronous mode.

128-byte deep FIFO per transmitter and receiver

Flexible clock prescaler, from 1 to 31.875

Automated in-band flow control using programmable

Xon/Xoff in both directions

Automated out-of-band flow control using CTS#/RTS#

and/or DSR#/DTR#

•

Integrated High Performance Dual UARTs,

8-bit Local Bus/Parallel Port.

3.3v PCI/miniPCI interface

Arbitrary trigger levels for receiver and transmitter FIFO

interrupts and automatic in-band and out-of-band flow

control

Infra-red (IrDA) receiver and transmitter operation

9-bit data framing, as well as 5,6,7 and 8 bits

Detection of bad data in the receiver FIFO

Global Interrupt Status and readable FIFO levels to facilitate

implementation of efficient device drivers.

Local registers to provide status/control of device functions.

11 multi-purpose I/O pins, which can be configured as input

interrupt pins or ‘wake-up’.

Auto-detection of a wide range of Microwire

compatible

EEPROMs, to configure device parameters.

Function access, to pre-configure each function prior to

handover to generic device drivers.

Operation via IO or memory mapping.

3.3V operation (5v tolerance on selected I/Os)

Extended Operating Temp. Range : -40C to 105C

160-pin LQFP/176-pin BGA package

ESCRIPTION

The OXmPCI952 is a single chip solution for PCI and mini-

PCI based serial and parallel expansion add-in cards. It is

a dual function PCI device, where function 0 offers two

ultra-high performance OX16C950 UARTs, and function 1

is configurable either as an 8-bit Local Bus or a bi-

directional parallel port.

Each UART channel in the OXmPCI952 is the fastest

available PC-compatible UART, offering data rates up to

15Mbps and 128-byte deep transmitter and receiver FIFOs.

The deep FIFOs reduce CPU overhead and allow

utilisation of higher data rates. Each UART channel is

software compatible with the widely used industry-standard

16C550 devices (and compatibles), as well as the

OX16C95x family of high performance UARTs. In addition

to increased performance and FIFO size, the UARTs also

provide the full set of OX16C95x enhanced features

including automated in-band flow control, readable FIFO

levels etc.

To enhance device driver efficiency and reduce interrupt

latency, internal UARTs have multi-port features such as

shadowed FIFO fill levels, a global interrupt source register

and Good-Data Status, readable in four adjacent DWORD

registers visible to logical functions in I/O space and

memory space.

Expansion of serial cards beyond two channels is possible

using the 8-bit pass-through Local Bus function. The

addressable space can be increased up to 256 bytes, and

divided into four chip-select regions. This flexible

expansion scheme caters for cards with up to 18 serial

ports using external 16C950, 16C952, 16C954 or

compatible devices, or composite applications such as

combined serial and parallel port expansion cards.

The parallel port is an IEEE 1284 compliant SPP/EPP/

ECP parallel port that fully supports the existing Centronics

interface. The parallel port can be enabled in place of the

Local Bus. An

external bus transceiver is required for 5V

parallel port operation.

The configuration register values are programmed using an

external Microwire

compatible serial EEPROM. This

EEPROM can also be used to provide

function access,

pre-configure each UART into enhanced modes or pre-

configure devices on the local bus/parallel port, prior to any

PCI configuration accesses and before control is handed to

(generic) device drivers.

Oxford Semiconductor Ltd.

External—Free Release

25 Milton Park, Abingdon, Oxon, OX14 4SH, UK

Tel: +44 (0)1235 824900

Fax: +44(0)1235 821141

Oxford Semiconductor 2005

OXmPCI952 DataSheet DS-0020 – June 2005

OXFORD SEMICONDUCTOR LTD.

OXmPCI952

ABLE OF

ONTENTS

5.1

5.2

5.2.1

5.3

5.3.1

5.3.2

5.3.3

5.4

5.4.1

5.4.2

5.4.3

5.4.4

5.4.5

5.4.6

5.4.7

5.4.8

5.5

5.6

5.6.1

5.6.2

5.7

5.8

2.1

2.2

3.1

3.2

BLOCK DIAGRAM ................................................................................................................................ 8

PIN INFORMATION—160-PIN LQFP .................................................................................................... 9

PINOUTS............................................................................................................................................................................. 9

PIN DESCRIPTIONS......................................................................................................................................................... 10

PINOUTS........................................................................................................................................................................... 16

PIN DESCRIPTIONS......................................................................................................................................................... 17

PIN INFORMATION—176-PIN BGA.................................................................................................... 16

CONFIGURATION & OPERATION ..................................................................................................... 22

PCI TARGET CONTROLLER.............................................................................................................. 23

OPERATION ..................................................................................................................................................................... 23

CONFIGURATION SPACE ............................................................................................................................................... 23

PCI CONFIGURATION SPACE REGISTER MAP........................................................................................................ 24

ACCESSING LOGICAL FUNCTIONS .............................................................................................................................. 26

PCI ACCESS TO INTERNAL UARTS........................................................................................................................... 26

PCI ACCESS TO 8-BIT LOCAL BUS............................................................................................................................ 27

PCI ACCESS TO PARALLEL PORT ............................................................................................................................ 28

ACCESSING LOCAL CONFIGURATION REGISTERS................................................................................................... 29

LOCAL CONFIGURATION AND CONTROL REGISTER ‘LCC’ (OFFSET 0X00) ........................................................ 29

MULTI-PURPOSE I/O CONFIGURATION REGISTER ‘MIC’ (OFFSET 0X04) ............................................................ 30

LOCAL BUS TIMING PARAMETER REGISTER 1 ‘LT1’ (OFFSET 0X08): .................................................................. 32

LOCAL BUS TIMING PARAMETER REGISTER 2 ‘LT2’ (OFFSET 0X0C): ................................................................. 33

UART RECEIVER FIFO LEVELS ‘URL’ (OFFSET 0X10)............................................................................................. 35

UART TRANSMITTER FIFO LEVELS ‘UTL’ (OFFSET 0X14)...................................................................................... 35

UART INTERRUPT SOURCE REGISTER ‘UIS’ (OFFSET 0X18)............................................................................... 35

GLOBAL INTERRUPT STATUS AND CONTROL REGISTER ‘GIS’ (OFFSET 0X1C) ................................................ 36

PCI INTERRUPTS............................................................................................................................................................. 38

POWER MANAGEMENT .................................................................................................................................................. 39

POWER MANAGEMENT OF FUNCTION 0 ................................................................................................................. 39

POWER MANAGEMENT OF FUNCTION 1 ................................................................................................................. 40

MINIPCI SUPPORT........................................................................................................................................................... 42

DEVICE DRIVERS ............................................................................................................................................................ 46

6.1

6.1.1

6.1.2

6.1.3

6.1.4

6.1.5

6.1.6

6.2

6.3

6.3.1

6.3.2

6.4

6.4.1

6.5

6.5.1

6.5.2

6.5.3

INTERNAL OX16C950 UARTS ........................................................................................................... 47

OPERATION – MODE SELECTION ................................................................................................................................. 47

450 MODE..................................................................................................................................................................... 47

550 MODE..................................................................................................................................................................... 47

EXTENDED 550 MODE ................................................................................................................................................ 47

750 MODE..................................................................................................................................................................... 47

650 MODE..................................................................................................................................................................... 47

950 MODE..................................................................................................................................................................... 48

REGISTER DESCRIPTION TABLES ............................................................................................................................... 49

RESET CONFIGURATION ............................................................................................................................................... 53

HARDWARE RESET .................................................................................................................................................... 53

SOFTWARE RESET ..................................................................................................................................................... 53

TRANSMITTER AND RECEIVER FIFOS ......................................................................................................................... 54

FIFO CONTROL REGISTER ‘FCR’ .............................................................................................................................. 54

LINE CONTROL & STATUS............................................................................................................................................. 55

FALSE START BIT DETECTION.................................................................................................................................. 55

LINE CONTROL REGISTER ‘LCR’............................................................................................................................... 55

LINE STATUS REGISTER ‘LSR’ .................................................................................................................................. 56

Page 3

DS-0020 Jun 05

OXFORD SEMICONDUCTOR LTD.

OXmPCI952

6.6

INTERRUPTS & SLEEP MODE........................................................................................................................................ 57

6.6.1

INTERRUPT ENABLE REGISTER ‘IER’....................................................................................................................... 57

6.6.2

INTERRUPT STATUS REGISTER ‘ISR’....................................................................................................................... 58

6.6.3

INTERRUPT DESCRIPTION ........................................................................................................................................ 58

6.6.4

SLEEP MODE ............................................................................................................................................................... 59

6.7

MODEM INTERFACE ....................................................................................................................................................... 59

6.7.1

MODEM CONTROL REGISTER ‘MCR’........................................................................................................................ 59

6.7.2

MODEM STATUS REGISTER ‘MSR’ ........................................................................................................................... 60

6.8

OTHER STANDARD REGISTERS ................................................................................................................................... 60

6.8.1

DIVISOR LATCH REGISTERS ‘DLL & DLM’................................................................................................................ 60

6.8.2

SCRATCH PAD REGISTER ‘SPR’ ............................................................................................................................... 60

6.9

AUTOMATIC FLOW CONTROL....................................................................................................................................... 61

6.9.1

ENHANCED FEATURES REGISTER ‘EFR’................................................................................................................. 61

6.9.2

SPECIAL CHARACTER DETECTION .......................................................................................................................... 62

6.9.3

AUTOMATIC IN-BAND FLOW CONTROL ................................................................................................................... 62

6.9.4

AUTOMATIC OUT-OF-BAND FLOW CONTROL ......................................................................................................... 62

6.10 BAUD RATE GENERATION............................................................................................................................................. 63

6.10.1

GENERAL OPERATION ............................................................................................................................................... 63

6.10.2

CLOCK PRESCALER REGISTER ‘CPR’...................................................................................................................... 63

6.10.3

TIMES CLOCK REGISTER ‘TCR’................................................................................................................................. 63

6.10.4

EXTERNAL 1X CLOCK MODE..................................................................................................................................... 65

6.10.5

CRYSTAL OSCILLATOR CIRCUIT .............................................................................................................................. 65

6.11 ADDITIONAL FEATURES ................................................................................................................................................ 65

6.11.1

ADDITIONAL STATUS REGISTER ‘ASR’ .................................................................................................................... 65

6.11.2

FIFO FILL LEVELS ‘TFL & RFL’ ................................................................................................................................... 66

6.11.3

ADDITIONAL CONTROL REGISTER ‘ACR’................................................................................................................. 66

6.11.4

TRANSMITTER TRIGGER LEVEL ‘TTL’ ...................................................................................................................... 67

6.11.5

RECEIVER INTERRUPT. TRIGGER LEVEL ‘RTL’ ...................................................................................................... 67

6.11.6

FLOW CONTROL LEVELS ‘FCL’ & ‘FCH’ .................................................................................................................... 67

6.11.7

DEVICE IDENTIFICATION REGISTERS...................................................................................................................... 67

6.11.8

CLOCK SELECT REGISTER ‘CKS’.............................................................................................................................. 68

6.11.9

NINE-BIT MODE REGISTER ‘NMR’ ............................................................................................................................. 68

6.11.10 MODEM DISABLE MASK ‘MDM’ .................................................................................................................................. 69

6.11.11 READABLE FCR ‘RFC’................................................................................................................................................. 69

6.11.12 GOOD-DATA STATUS REGISTER ‘GDS’.................................................................................................................... 69

6.11.13 PORT INDEX REGISTER ‘PIX’..................................................................................................................................... 69

6.11.14 CLOCK ALTERATION REGISTER ‘CKA’ ..................................................................................................................... 70

7.1

7.2

7.3

LOCAL BUS ........................................................................................................................................ 71

OVERVIEW ....................................................................................................................................................................... 71

OPERATION ..................................................................................................................................................................... 71

CONFIGURATION & PROGRAMMING............................................................................................................................ 72

OPERATION AND MODE SELECTION ........................................................................................................................... 73

SPP MODE ................................................................................................................................................................... 73

PS2 MODE.................................................................................................................................................................... 73

EPP MODE ................................................................................................................................................................... 73

ECP MODE ................................................................................................................................................................... 73

PARALLEL PORT INTERRUPT ....................................................................................................................................... 74

REGISTER DESCRIPTION............................................................................................................................................... 75

PARALLEL PORT DATA REGISTER ‘PDR’ ................................................................................................................. 75

ECP FIFO ADDRESS / RLE ......................................................................................................................................... 75

DEVICE STATUS REGISTER ‘DSR’ ............................................................................................................................ 75

DEVICE CONTROL REGISTER ‘DCR’......................................................................................................................... 76

EPP ADDRESS REGISTER ‘EPPA’ ............................................................................................................................. 76

EPP DATA REGISTERS ‘EPPD1-4’ ............................................................................................................................. 76

Page 4

8.1

8.1.1

8.1.2

8.1.3

8.1.4

8.2

8.3

8.3.1

8.3.2

8.3.3

8.3.4

8.3.5

8.3.6

BIDIRECTIONAL PARALLEL PORT .................................................................................................. 73

DS-0020 Jun 05

OXFORD SEMICONDUCTOR LTD.

8.3.7

8.3.8

8.3.9

8.3.10

8.3.11

OXmPCI952

ECP DATA FIFO ........................................................................................................................................................... 76

TEST FIFO .................................................................................................................................................................... 76

CONFIGURATION A REGISTER ................................................................................................................................. 76

CONFIGURATION B REGISTER ................................................................................................................................. 76

EXTENDED CONTROL REGISTER ‘ECR’................................................................................................................... 77

SPECIFICATION ............................................................................................................................................................... 78

ZONE 0: HEADER ........................................................................................................................................................ 79

ZONE 1: LOCAL CONFIGURATION REGISTERS....................................................................................................... 80

ZONE 2: IDENTIFICATION REGISTERS ..................................................................................................................... 81

ZONE 3: PCI CONFIGURATION REGISTERS ............................................................................................................ 81

ZONE 4 : POWER MANAGEMENT DATA

(AND DATA_SCALE ZONE) ............................................................. 82

ZONE 5 : FUNCTION ACCESS .................................................................................................................................... 82

MINIMUM PROGRAMMING REQUIREMENTS. .......................................................................................................... 83

9.1

9.1.1

9.1.2

9.1.3

9.1.4

9.1.5

9.1.6

9.1.7

SERIAL EEPROM................................................................................................................................ 78

10.1

11.1

11.2

11.3

OPERATING CONDITIONS ............................................................................................................. 84

DC ELECTRICAL CHARACTERISTICS .......................................................................................................................... 84

AC ELECTRICAL CHARACTERISTICS.......................................................................................... 86

PCI BUS ............................................................................................................................................................................ 86

LOCAL BUS...................................................................................................................................................................... 86

SERIAL PORTS ................................................................................................................................................................ 88

13.1

13.2

TIMING WAVEFORMS..................................................................................................................... 89

PACKAGE INFORMATION............................................................................................................ 104

160-PIN LQFP PACKAGE .............................................................................................................................................. 104

176-PIN BGA PACKAGE................................................................................................................................................ 105

ORDERING INFORMATION .......................................................................................................... 106

DS-0020 Jun 05

Page 5

OXMPCI952-VBAG相似产品对比

	OXMPCI952-VBAG	OXMPCI952-LQAG	OXMPCI952	OXMPCI952-LQ-A
描述	integrated high performance dual uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance dual uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance dual uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.	integrated high performance dual uarts, 8-bit local bus/parallel port. 3.3v pci/minipci interface.

推荐资源

025 CASPER TM-5159型VGA彩色显示器的电源电路图

音频与电磁场的对比: 大家熟悉的音频的音箱来说，可以发现这么一个现象： 1，低音，一般用大口径纸盆，弹性不强。 2，中音，一般用中等口径高强度材料，比如防弹布等，音圈弹性强。 3，高音，一般用小口径铝箔材 ......; 凤舞天无线连接

关于超级电容给电路板供电的问题，之前的参数给的有点问题，谢谢各位大神！: 我想用蓄电池给电路板供电，但是考虑工作时间，一节蓄电池容量不够，多节蓄电池并联又存在诸多隐患。于是考虑改用超级电容作为电源供电，但我对超级电容不是很了解……所以请问各位大神，用超级 ......; longhui520 电源技术

高云FPGA 时钟方面遇到的问题求助: 最近项目需要用高云FPGA生成720P的HDMI数据，之前测试过640*480都正常，720p因为需要使用74.25MHz的像素时钟，高云的DVI-TX IP核还需要一个像素时钟5倍的串行时钟，实际频率为371.25MHz，不 ......; littleshrimp 国产芯片交流

wince6.0下不能正确获得主机名: 使用GetHostByAddr通过Ip地址获取主机名，但是经常不能获取成功，偶尔成功后获取的主机名是localhost。错误时，返回值是11001，并且通过抓包软件不能抓到任何的数据。希望高手指教。...; kerong12 嵌入式系统

TMS320DM368：关于DDR: 我使用TMS320DM368做视频压缩处理，在用JTAG烧写UBL和UBOOT后，发现芯片运行不稳定，时常出现死机的现象，后来猜测是DDR的问题，因为我使用的开发包是IPNC_RDK5，但硬件上使用的DDR是MT47H64M16 ......; malik DSP 与 ARM 处理器

TI Cortex-A8 AM335X开发板工业控制板: 采用TI AM335X系列处理器，最高720MHz高速ARM Cortex-A8核心； 256MB DDR2 SDRAM（RAM最大扩展至512M，批量用户定制）使较多代码程序运行成为可能； 256MB NandFlash 2MB DataFlash（ ......; 学无止境机器人开发

基于ADPCM算法的汽车智能语音报警系统

　　为了防止汽车发生交通事故，当汽车智能检测装置探测到前方有危险时，必须向驾驶员发出警告信息。语音报警向驾驶员明确提示危险，以便驾驶员能及时准确地采取措施。因此，本文提出数字语音处理技术，先将各种状况的报警信息进行数字化采集、存储，遇到危险时，将判断危险类型并自动选择播放存储的报警信息。由于语音信息量大，直接存储需占用庞大的存储空间，为此，本文采用FPGA实现ADPCM(Adaptive Dif...[详细]
超声便携式设备的系统划分与趋势

　　上世纪90年代初，便携式电话风靡一时，随着电子技术的长足发展，现今的手机除了可以发送电子邮件和短信，还能拍照、查询股票价格、安排会议；当然，也可以同世界上任何地方的任何人通话。　　同样在医疗领域中，以前所谓的便携式超声系统曾装载在手推车上以便于拖拽；而今天的医用超声系统也在持续向小型化发展，并且被医生们称为“新型听诊器”。　　　　超声系统的便携式趋势　　　　由于超声的优...[详细]
ABI Research评选出全球十大芯片制造商

　　ABI Research最近评选并公布了全球超高频无源和高频无源 RFID芯片的前十大制造商。　　前十大超高频无源芯片制造商是：　　　　前十大高频无源芯片制造商是：　　　　超高频的得奖名单并不出人意外，因为实际上似乎总是前三家公司获得大订单。ABI分析家 Mike Liard称，ABI很容易就评选出 Alien、Avery,和 Raflatac为全球...[详细]
基于RF收发器的植入式医疗设备通信系统

　　Zarlink Semiconductor公司针对起搏器、神经刺激器、药泵以及其他此类植入式应用医疗设备的一款超低功率RF收发器芯片，其数据传输率高、功耗低，具有独特的唤醒电路。本文讨论了如何采用这款RF收发器实现体内通信系统的设计。　　集成电路(IC)和医疗设备的开发在过去30年同时得到了发展。电路技术的发展促使了日益复杂、高度集成和小型化医疗器械的发展。同时，保健成本的不断增长和人...[详细]
RFID技术的发展与标准化情况

　　【提要】无线射频识别(RFID)技术是一种识别技术，与之对应的识别技术还有一维条码、二维条码、光学识别技术等。 RFID技术并不是全新的技术，其应用最早可以追溯到第二次世界大战时期英国空军基地的军事设施上。近年来随着微电子、计算机和网络技术的发展，RFID技术的应用范围和深度都得到了迅速地发展。美国在伊拉克战争中对RFID技术的成功应用，以及全球有影响的大企业计划未来几年里在零售商店...[详细]
摩托罗拉、斑马等七家公司联合成立RFID专利池

　　【提要】摩托罗拉、斑马等七家公司成立RFID专利池“RFID Consortium LLC”，以加快超高频RFID技术领域的专利授权，促进技术应用。　　根据美国《专利法》规定，由两家以上的公司组成,对某一特定技术的相关专利及其他知识产权进行共同管理的协会或联盟，称为专利池(patent pool)。　　近日，RFID专利池——RFIDConsortium LLC发布成立公告，...[详细]
一种独特的脑电信号放大检测电路设计

　　1 引言　　脑电信号(EEG]是由脑神经活动产生并且始终存在于中枢神经系统的自发性电位活动，含有丰富的大脑活动信息，是大脑研究、生理研究、临床脑疾病诊断的重要手段。通过对脑电信号进行记录，以提供临床数据和诊断的依据。因此脑电信号的提取具有非常重要的临床意义。　　2 设计时常遇到的技术困难　　(1)脑电信号十分微弱，一般只有50μV左右，幅值范围为5μV～100 μV。因此它要求放...[详细]
制药包装中的RFID和传感器技术

　　RFID和传感器技术可看作是用于制药包装的卡迪拉克。RFID技术用于制药包装加密可以真正地完全控制伪品，还可以提供治疗的语音指导。传感器可以监测医药品的温度和存储期。　　跟踪、保护和可回溯性给予制药包装前所未有的驱动力，这种新型包装机械和编码技术提高了病人的安全程度，改变医药企业供应链管理的方式。　　六月美国食品药品管理局（FDA）提出一项规定，对流通在医院和诊所的单位剂量的医药品实...[详细]
用三位转速计测量超低频率

　　图中所示的电路是一个三位转速计，用来测量重复时间间隔为0.235至15秒内的低频信号。转速计的转速为每分钟4至255转，它应用在那些医疗设备，这些医疗设备中，用来测量心跳率、呼吸率、电解磨削、脑电图、低转速电机转速或机械装置转速之类的低频信号。　　PIC16F872微处理控制处理转速计的数据。PIC感应输入频率(fin)的周期，计算出每秒产生的相应的脉冲数，并相应的更新LED显示器。输入信...[详细]
蓝牙系统挽救了中风患者

　　中风发生时，一切都是以秒来计算的。延误治疗可能导致大脑重大损伤。伦敦大学医学院的一位博士Alistair McEwan已经获得行为医学研究所(Action Medical Research)的同意，为急救人员开发一种无线诊断系统来减少时间延误。感谢抗血栓药物，一些病人在病情发作的三个小时之内可以完全恢复。但出血也会导致中风。医生在治疗之前需要确定发病原因，因为不适当的服用抗血栓药物会加重损害。...[详细]
为无线设备提供电源的微型发电机

　　无线设备主要依靠电池供电，至少目前情况是这样。不过很快它们就能通过自身产生的动能来供电了。Perpetuum和Innos公司已经组成了一个联合队伍来开发一种依靠内嵌的硅器件来自供电的无线设备，这种硅器件通过收集环境振动能量来产生有用的电能。　　Perpetuum开发的机电系统比火柴盒还小，它由放在一根振动桁条上多个磁体构成。这些磁体通过一个线圈时就会产生一个高达4mW的电能，这一电能足够为...[详细]
高性能、低饱和线性稳压器的开发

　　在整机设备不断实现小型化和省电化的今天，功耗小的低漏失线性稳压器（LDO)正成为开关电源用线性稳压器市场的主流。为了实现高性能和高速度，设备内部采用的微型计算机或数字信号处理器(DSP)工艺年年都在取得突飞猛进的进步和发展，与此同时，这些微型计算机或数字信号处理器必不可少的电源电压也越来越低。另外，不同制造工艺对应的电压各自存在差异，因此要求各种各样的供电电压。为解决这一问题，各生产厂商开始在...[详细]
心电数字无线遥测系统的研制

　　引言无线遥测产品的市场发展迅速，最近业界也掀起了一场无线应用的革命，无线遥测技术已经成为产品竞争力的一个重要因素。从发展的角度来看，医疗监护产品的无线化、网络化是发展趋势，移动型、具备无线联网功能的监护产品将成为未来市场的主流，另外，TELEMEDICINE（远程医疗）的发展也将使无线监护与无线互联技术大有用武之地。无线应用的前景广阔，因此研制开发无线监护产品势在必行。 ...[详细]
Intel将推袖珍迅驰2芯片组合面向超薄笔记本

　　英特尔将在短期内推出一款面向轻薄笔记本电脑的迅驰2芯片组合，为更多类似苹果MacBook Air超薄笔记本电脑的出现打开了大门。　　英特尔计划于8月份推出的袖珍版(SFF)迅驰2芯片占用的空间要比本周发布的迅驰2占用的空间小。SFF迅驰2使用的封装技术同英特尔在MacBook Air中使用的酷睿2双内核芯片的封装技术，能显著缩小处理器尺寸。　　英特尔新加坡分部客户端平台地区营销经理苏...[详细]
Allegro推出新低电压双路直流电动机驱动器

2008 年 7 月 15 日，Allegro® 推出全新低电压双路全桥式电动机驱动器，旨在驱动一个双极步进电动机或两个直流电动机。此新型设备面向便携式电池供电应用，是 Allegro 低电压电动机驱动器产品系列之一。此设备各输出通道额定电流为 1 A，工作电源电压范围为 2.5 V 至 9 V，主要功能包括固定关断时间 PWM 电流控制、低开态电阻 DMOS 输出和峰值电流标记输出。 ...[详细]

器件捷径: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多