SMH4803
Distributed Power Hot-Swap Controller
FEATURES
• Supply Range ±20VDC to >±500VDC
• Versatile Card Insertion Detection Supports
Both
– Multi-length Pin Systems
– Card Injector Switch Sensing
• Control Up to Four Loads or a Primary Load and
3 DC/DC Converters
• Highly
Programmable
Host Voltage Monitoring
–
Programmable
Under- and Over-voltage
Detection
•
Programmable
Power Good Delays for
Sequencing DC/DC Converters
•
Programmable
Circuit Breaker Function
–
Programmable
Over-current Filter
–
Programmable
Quick-Trip™ Circuit Breaker
Values
–
Programmable
Circuit Breaker Mode
• Duty-Cycle Mode
•
•
Latched Mode
2.5V and 5.0V reference outputs
– Easy Expansion of External
Monitor Functions
Fe
Pr
ring
atu
TM
Quick-Trip
le
b
og
r
a
m
m
a
reaker
it
B
cu
C
ir
ASSOCIATE
MEMBER
FUNCTIONAL BLOCK DIAGRAM
ENPGB
VDD
12V ref
PG3#
50kΩ
EN/TS
50kΩ
PD1#
-
+
Programmable
Delay
ENPGA
50kΩ
Filter
PG2#
Programmable
Delay
PD2#
-
UV
+
PG1#
Drain
Sense
-
12V
+
+
OV
-
2.5V ref
VSS
5V
2.5V
12V
current limit
5.0V ref
Vgate
Sense
CBMode
CBReset#
+
50
mV
+
Programmable
Quick-Trip
Ref Voltage
Vgate
Programmable
Delay
Fault
Latch
&
Duty
Cycle
Timer
CBSense
© SUMMIT MICROELECTRONICS, Inc. 2000 • 300 Orchard City Drive, Suite 131 • Campbell, CA 95008 • Telephone 408-378-6461 • Fax 408-378-6586 • www.summitmicro.com
Characteristics subject to change without notice
2041 8.4 6/15/00
-
-
CBFault#
2041 BD 8.0
1
SMH4803
Symbol
Drain Sense
Vgate
EN/TS
PD1#
PD2#
CBFault#
CBReset#
CBMode
CBSense
Vss
UV
OV
5V
2.5V
ENPGB
ENPGA
PG3#
PG1#
PG2#
Vdd
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Description
Drain sense input
Output to MOSFET gate
Enable/Temp Sense input
Pin Detect 1 (active LO)
Pin Detect 2 (active LO)
Circuit Breaker Fault output
Circuit Breaker Reset intput
Circuit Breaker Mode control
Cicruit Breaker Sense input
Negative Supply Connection
Under Voltage input
Over Voltage input
5V reference output
2.5V reference output
Enable input B
Enable input A
Power good output 3
Power good output 1
Power good output 2
Positive supply connection
2041 PGM T2.1
PIN CONFIGURATIONS
Drain Sense
Vgate
EN/TS
PD1#
PD2#
CBFault#
CBReset#
CBMode
CBSense
Vss
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
Vdd
PG2#
PG1#
PG3#
ENPGA
ENPGB
2.5V
5V
OV
UV
2041 ILL10.1
RECOMMENDED OPERATING CONDITIONS
Condition
Temperature
Min
-40°C
Max
+85°C
2041 PGM T3.0
DESCRIPTION
The SMH4803 is designed to control hot swapping of
plug-in cards operating from a single supply ranging from
20V to 500V. The SMH4803 hot-swap controller provides
under-voltage and over-voltage monitoring of the host
power supply, it drives an external power MOSFET switch
that connects the supply to the load, and also protects
against over-current conditions that might disrupt the host
supply. When the input and output voltages to the
SMH4803 controller are within specification, the
SMH4803 provides three “Power Good” logic outputs that
may be used to turn ON the loads, e.g. isolated-output DC-
DC converters, or drive LED status lights. The SMH4803
provides three separate “Power Good” logic outputs that
activate loads in a timed sequence. Additional features of
the SMH4803 include: temperature sense or master en-
able input, 2.5V and 5V reference outputs for expanding
monitor functions, two “Pin-Detect” enable inputs for fault
protection, and duty-cycle or latched over-current protec-
tion modes.
2041 8.4 6/15/00
SUMMIT MICROELECTRONICS
2
SMH4803
ABSOLUTE MAXIMUM RATINGS
Temperature Under Bias
Storage Temperature
Voltage on pins with respect to V
SS
Vdd
UV, OV, CBSense, Drain Sense
PD1#, PD2#, CBMode, CBReset#
ENPGA, ENPGB, EN/TS
CBFault#, PG1#, PG2#, PG3#
Vgate
Lead Solder Temperature (10 secs)
-0.5V to Vdd
-0.5V to Vdd +0.5V
10V
-0.5V to Vdd +0.5V
Vdd + 0.5V
300 °C
-55°C to +125°C
-65°C to +150°C
*COMMENT
Stresses listed under Absolute Maximum Ratings
may cause permanent damage to the device. These
are stress ratings only, and functional operation of
the device at these or any other conditions outside
those listed in the operational sections of this speci-
fication is not implied. Exposure to any absolute
maximum rating for extended periods may affect
device performance and reliability.
DC OPERATING CHARACTERISTICS
(Over Recommended Operating Conditions, Voltages are relative to V
SS
)
Symbol
V
DD
Vref5
I
LOAD5
Vref2.5
Vref2.5
I
LOAD2.5
I
DD
V
UV
V
UV
V
UVHYS
V
OV
V
OV
V
OVHYS
V
VGATE
I
VGATE
V
SENSE
V
SENSE
I
SENSE
V
CB
V
QCB
Parameter
Supply Voltage
5Volt Reference Output
5Volt Reference Output Current
2.5 Volt Reference Output
2.5 Volt Reference Output
2.5 Volt Reference Output Current
Power Supply Current
Under voltage Threshold
Under voltage Threshold
Under voltage Hysteresis
Over voltage Threshold
Over voltage Threshold
Over voltage Hysteresis
Vgate Output Voltage
Vgate Current Output
Drain Sense threshold
Drain Sense threshold
Drain Sense Output Current
Circuit Breaker Threshold
Quick-Trip Circuit Breaker Threshold
Notes
I
DD
= 2mA
I
DD
= 2mA
I
DD
= 2mA
T
A
= 25 °C, I
DD
= 2mA
I
DD
= 2mA
I
DD
= 2mA
Output Enabled
T
A
= 25 °C, I
DD
= 2mA
I
DD
= 2mA
I
DD
= 2mA
T
A
= 25 °C, I
DD
= 2mA
I
DD
= 2mA
I
DD
= 2mA
Min.
11
4.75
-1
2.475
2.425
-0.2
2
2.475
2.425
2.475
2.425
Typ.
12
5
2.5
2.5
Max. Units
13
V
5.25
V
1
mA
2.525
V
2.575
V
1
mA
10
mA
2.525
V
2.575
V
mV
2.525
V
2.575
V
mV
V
DD
V
µA
2.525
V
2.575
V
11
µA
60
mV
mV
mV
mV
2.575
2.525
15
Vref5
0.8
0.4
0.4
V
V
mV
V
V
V
V
2.5
2.5
10
2.5
2.5
10
100
2.5
2.5
10
50
200
100
50
OFF
2.5
2.5
10
V
ENTS
V
ENTS
V
ENTSHYS
V
IH
V
IL
V
OL
V
OL
EN/TS Threshold
EN/TS Threshold
EN/TS Hysteresis
Input High Voltage ENPGA/B,
CBMode, CBReset#
Input High Voltage ENPGA/B,
CBMode, CBReset#
CBFault# Output Low Voltage
PG1#, PG2#, PG3# Output Low
T
A
= 25 °C, I
DD
= 2mA
I
DD
= 2mA
(Note 1) V
SENSE
= V
SS
I
DD
= 2mA
Option E
Option F
Option H
Option J
T
A
= 25 °C, I
DD
= 2mA
I
DD
= 2mA
I
DD
= 2mA
2.475
2.425
9
40
2.425
2.475
5
2
-0.1
I
OL
= 2mA
I
SINK
= 2mA
0
0
2041 PGM T4.4
(Note 1) : T
A
= 25 °C
SUMMIT MICROELECTRONICS
2041 8.4 6/15/00
3
SMH4803
AC Timing Characteristics, -40
o
C to +85
o
C
Symbol
t
PDD
t
CBD
Description
Pin Detect Delay to Vgate enable
50mv Circuit Breaker Delay (Filter)
K
L
M
N
P
GD
Power Good Delay (PG1/PG2, PG2/PG3)
A
B
C
D
t
FSTSHTDN
t
CYC
t
VGD
t
CBRST
Fast Shut Down Delay From Fault to
Vgate Off
Circuit Breaker Cycle Mode Cycle Time
Delay from Release of Reset to Vgate on
CBReset# Pulse Width
5
20
80
180
200
2.5
100
200
ms
ms
ms
ms
ns
Sec.
ns
ns
Min.
Typ.
80
400
150
50
5
Max
Unit
ms
µs
µs
µs
µs
2041 8.4 6/15/00
SUMMIT MICROELECTRONICS
4
SMH4803
≥11V≤13V
VDD
2.5V ref
UV
2.5V ref
OV
t
PDD
PD1#/PD2#
Vgate
2.5V ref
Drain
Sense
50mV ref
CBSense
PG1#
<t
CBD
PG
D
ENPGA
PG
D
PG2#
ENPGB
PG3#
2041 ILL18.0
Figure 1. Power Sequencing Timing Characteristics
SUMMIT MICROELECTRONICS
2041 8.4 6/15/00
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
