L-TTSI004321BL-2-DB,L-TTSI004321BL-2-DB pdf中文资料,L-TTSI004321BL-2-DB引脚图,L-TTSI004321BL-2-DB电路-Datasheet-电子工程世界

Datasheet> 器件分类 > L-TTSI004321BL-2-DB

文档预览

L-TTSI004321BL-2-DB: 产品描述4k x 4k time-slot interchanger; 文件大小623KB，共61页; 制造商Agere System(LSI Logic)

下载文档选型对比全文预览

L-TTSI004321BL-2-DB概述

4k x 4k time-slot interchanger

文档预览

下载PDF文档

全文
预览

Data Sheet, Revision 3

September 21, 2005

TSI-4

4k x 4k Time-Slot Interchanger

1 Introduction

The last issue of this data sheet was August 31, 2005. A change history is included in Section

11 Change History on page

61.

Red change bars have been installed on all text, figures, and tables that were added or changed. All changes to the text

are highlighted in red. Changes within figures, and the figure title itself, are highlighted in red, if feasible. Formatting or

grammatical changes have not been highlighted. Deleted sections, paragraphs, figures, or tables will be specifically

mentioned.

This document consists of two major sections:

The

TSI-4

device hardware description. This section contains ball information, operating conditions, dc electrical charac-

teristics, timing diagrams, ac characteristics, and packaging information.

The

TSI-4

device register description. This section contains register information.

1.1 Related Documents

The documentation package for this device consists of the following documents:

The TSI-4 4k x 4k Time-Slot Interchanger Product Brief, the TSI Family Selection Guide, the TSI-4 4k x 4k Time-Slot

Interchanger Data Sheet (this document), and the TSI-4 Time-Slot Interchanger System Design Guide.

These documents are available on the public website shown below.

If the reader displays this document using

Acrobat Reader

, clicking on any blue text will bring the reader to that reference

point.

To access related documents, including the documents mentioned above, please go to the following public website, or con-

tact your Agere representative (see the last page of this document).

http://www.agere.com/telecom/time_slot_interchangers.html

1.2 Block Diagram and High-Level Interface Definition

TEST ACCESS

PORT

TEST PATTERN

MONITOR

TEST PATTERN

GENERATOR

4k x 4k Switch Fabric

RECEIVE

CHI

DATA

STORE

TRANSMIT

CHI

WRITE ADDRESS

COUNTER

CLOCK

GENERATOR

CONNECTION

STORE

READ ADDRESS

COUNTER

MICROPROCESSOR

INTERFACE

Figure 1-1. Block Diagram and High-Level Interface Definition

TSI-4

4k x 4k Time-Slot Interchanger

Data Sheet, Revision 3

September 21, 2005

Table of Contents

Contents

Page

1 Introduction .........................................................................................................................................................................1

1.1 Related Documents .....................................................................................................................................................1

1.2 Block Diagram and High-Level Interface Definition .....................................................................................................1

2 Ball Information ...................................................................................................................................................................7

2.1 Top View Ball Diagram ................................................................................................................................................7

2.2 Package Ball Assignments ..........................................................................................................................................8

2.3 Package Ball Matrix ...................................................................................................................................................10

2.3.1 Top View ..........................................................................................................................................................10

2.3.2 Bottom View .....................................................................................................................................................11

2.4 Ball Types ..................................................................................................................................................................12

2.5 Ball Definitions ...........................................................................................................................................................12

3 Operating Conditions and Reliability ................................................................................................................................15

3.1 Absolute Maximum Ratings .......................................................................................................................................15

3.2 Recommended Operating Conditions .......................................................................................................................15

3.3 Handling Precautions ................................................................................................................................................15

3.4 Thermal Parameters (Definitions and Values) ...........................................................................................................16

3.5 Power Consumption ..................................................................................................................................................17

4 dc Electrical Characteristics .............................................................................................................................................18

5 Timing Diagrams and ac Characteristics ..........................................................................................................................19

6 Register Description .........................................................................................................................................................31

6.1 Device Addressing Notes ..........................................................................................................................................31

6.2 Acronyms Used .........................................................................................................................................................31

6.3 Address Map .............................................................................................................................................................31

6.4 Register Summary .....................................................................................................................................................32

6.5 Global Control Registers ...........................................................................................................................................34

6.6 Connection Store Generator Registers .....................................................................................................................39

6.7 Test Pattern Generator and Monitor Registers ..........................................................................................................44

6.8 Concentration Highway Configuration Registers .......................................................................................................48

7 Switch Fabric Control .......................................................................................................................................................54

8 Connection Store ..............................................................................................................................................................58

9 Outline Diagrams ..............................................................................................................................................................60

10 Ordering Information .......................................................................................................................................................61

11 Change History ...............................................................................................................................................................61

11.1 Navigating Through an Adobe Acrobat Document ..................................................................................................61

Agere Systems Inc.

Data Sheet, Revision 3

September 21, 2005

TSI-4

4k x 4k Time-Slot Interchanger

Table of Contents

(continued)

Contents

Page

Table 2-1. Package Ball Assignments in Signal Name Order.................................................................................................8

Table 2-2. Package Ball Assignments (Top View) ................................................................................................................10

Table 2-3. Package Ball Assignments (Bottom View)........................................................................................................... 11

Table 2-4. Ball Types ............................................................................................................................................................12

Table 2-5. Timing Port ..........................................................................................................................................................12

Table 2-6. Transmit and Receive Concentration Highways ..................................................................................................12

Table 2-7. Control Port..........................................................................................................................................................13

Table 2-8. Initialization and Test Access...............................................................................................................................13

Table 2-9. Power Balls..........................................................................................................................................................14

Table 3-1. Absolute Maximum Ratings .................................................................................................................................15

Table 3-2. Operating Conditions ...........................................................................................................................................15

Table 3-3. ESD Tolerance.....................................................................................................................................................15

Table 3-4. Thermal Parameter Values ..................................................................................................................................16

Table 3-5. Power Consumption ............................................................................................................................................17

Table 4-1. CMOS Inputs .......................................................................................................................................................18

Table 4-2. CMOS Outputs ....................................................................................................................................................18

Table 4-3. CMOS Bidirectionals (DATA[15:0]) ......................................................................................................................18

Table 5-1. CHICLK Timing Specifications .............................................................................................................................19

Table 5-2. MPUCLK Timing Specifications ...........................................................................................................................19

Table 5-3. CMOS Output ac Timing Specification * ..............................................................................................................20

Table 5-4. CHI Interface Timing ............................................................................................................................................21

Table 5-5. CHI 3-State Output Control..................................................................................................................................27

Table 5-6. Microprocessor Port Timing—Read Cycle...........................................................................................................28

Table 5-7. Microprocessor Port Timing—Write Cycle ...........................................................................................................29

Table 6-1. Address Map........................................................................................................................................................31

Table 6-2. Global Registers ..................................................................................................................................................32

Table 6-3. Connection Store Generator Registers................................................................................................................32

Table 6-4. Test Pattern Generator and Monitor Registers ....................................................................................................33

Table 6-5. Concentration Highway Configuration Registers .................................................................................................33

Table 6-6. Switch Fabric Control...........................................................................................................................................33

Table 6-7. Connection Store .................................................................................................................................................34

Table 6-8. Reserved Registers .............................................................................................................................................34

Table 6-9. Version_Control (Read Only)...............................................................................................................................34

Table 6-10. Chip_Identity (Read Only) .................................................................................................................................34

Table 6-11. Summary_Interrupt_Status (Read Only) ............................................................................................................35

Table 6-12. Summary_Interrupt_Mask (Read/Write) ............................................................................................................35

Table 6-13. CPU_Access_Error (CORWN) ..........................................................................................................................36

Table 6-14. CPU_Access_Error_Mask (Read/Write)............................................................................................................36

Table 6-15. Global_Control (Read/Write) .............................................................................................................................37

Table 6-16. PLL_Control (Read/Write) .................................................................................................................................38

Table 6-17. Power_Control (Read/Write)..............................................................................................................................38

Table 6-18. Invalid_Address_Trap (Read Only)....................................................................................................................38

Table 6-19. Scratch_Register (Read/Write)..........................................................................................................................38

Table 6-20. Reserved_0 (Read/Write) ..................................................................................................................................39

Table 6-21. CSG_Control (Read/Write) ................................................................................................................................39

Table 6-22. CSG_Status (Read Only)...................................................................................................................................40

Table 6-23. CSG_Starting_Address (Read/Write) ................................................................................................................40

Table 6-24. CSG_Ending_Address (Read/Write) .................................................................................................................40

Table 6-25. CSG_Write_Enable_Low (Read/Write)..............................................................................................................40

Table 6-26. CSG_Write_Enable_High (Read/Write).............................................................................................................40

Table 6-27. CSG_Seed_Low (Read/Write)...........................................................................................................................41

Table 6-28. CSG_Seed_High (Read/Write)..........................................................................................................................41

Agere Systems Inc.

TSI-4

4k x 4k Time-Slot Interchanger

Data Sheet, Revision 3

September 21, 2005

Table of Contents

(continued)

Tables

Page

Table 6-29. CSG_OR_Mask_Low (Read/Write) ...................................................................................................................41

Table 6-30. CSG_OR_Mask_High (Read/Write) ..................................................................................................................41

Table 6-31. CSG_AND_Mask_Low (Read/Write) .................................................................................................................42

Table 6-32. CSG_AND_Mask_High (Read/Write) ................................................................................................................42

Table 6-33. CS_Stream_Control (Read/Write) .....................................................................................................................42

Table 6-34. CSG_Configuration (Read/Write) ......................................................................................................................43

Table 6-35. TPG_Configuration (Read/Write).......................................................................................................................44

Table 6-36. TPG_User_Pattern (Read/Write) .......................................................................................................................44

Table 6-37. TPM_Configuration (Read/Write) ......................................................................................................................45

Table 6-38. TPM_User_Pattern (Read/Write).......................................................................................................................45

Table 6-39. TPM_Error_Count (Sat/Roll*) ............................................................................................................................46

Table 6-40. TPG_Inject_Error_Count (Write Only) ...............................................................................................................46

Table 6-41. TPG_Data_Invert_Mask (Read/Write) ...............................................................................................................46

Table 6-42. TPM_Status (Read Only)...................................................................................................................................47

Table 6-43. TPM_Status_Mask (Read/Write) .......................................................................................................................47

Table 6-44. Receive_CHI_Configuration (Read/Write) .........................................................................................................48

Table 6-45. Receive_CHI_Status (CORWN) Receive_CHI_Status (CORWN).....................................................................48

Table 6-46. Receive_CHI_Status_Mask (Read/Write)..........................................................................................................49

Table 6-47. Receive_CHI_Global_Configuration (Read/Write) ............................................................................................49

Table 6-48. Transmit_CHI_Configuration (Read/Write) ........................................................................................................50

Table 6-49. Transmit_CHI_Status (CORWN) .......................................................................................................................51

Table 6-50. Transmit_CHI_Status_Mask (Read/Write).........................................................................................................51

Table 6-51. Transmit_CHI_Global_Configuration (Read/Write)............................................................................................52

Table 6-52. Receive_CHI_Time_Slot_Offset (Read/Write)...................................................................................................53

Table 6-53. Transmit_CHI_Time_Slot_Offset (Read/Write)..................................................................................................53

Table 7-1. SF_Status (CORWN) ...........................................................................................................................................54

Table 7-2. SF_Status_Mask (Read/Write) ............................................................................................................................54

Table 7-3. Data_Store_Time_Slot_Capture_Select (Read/Write).........................................................................................55

Table 7-4. Data_Store_Captured_Data (Read Only) ............................................................................................................55

Table 7-5. Connection_Store_Parity_Error_Address_Trap (CORWN) .................................................................................56

Table 7-6. Receive_Link_Offset (Read Only) .......................................................................................................................56

Table 7-7. Transmit_Link_Offset (Read/Write) .....................................................................................................................56

Table 7-8. Wide_Mode_Control (Read/Write).......................................................................................................................57

Table 8-1. Low_Control_Word (Read/Write).........................................................................................................................58

Table 8-2. High_Control_Word (Read/Write) ........................................................................................................................59

Table 10-1. Ordering Information..........................................................................................................................................61

Agere Systems Inc.

Data Sheet, Revision 3

September 21, 2005

TSI-4

4k x 4k Time-Slot Interchanger

Table of Contents

(continued)

Figures

Page

Figure 1-1. Block Diagram and High-Level Interface Definition..............................................................................................1

Figure 2-1. Package Diagram (Top View) ..............................................................................................................................7

Figure 5-1. CHICLK Timing Specifications ...........................................................................................................................19

Figure 5-2. MPUCLK Timing Specifications .........................................................................................................................19

Figure 5-3. ac Timing Specification ......................................................................................................................................20

Figure 5-4. CHI Interface Timing ..........................................................................................................................................21

Figure 5-5. Typical Receive CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK.............................................22

Figure 5-6. Transmit CHI Timing with 16.384 Mbits/s Data and 16.384 MHz CHICLK ........................................................22

Figure 5-7. Typical Receive CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK...............................................23

Figure 5-8. Transmit CHI Timing with 8.192 Mbits/s Data and 16.384 MHz CHICLK ..........................................................23

Figure 5-9. Typical Receive CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK...............................................24

Figure 5-10. Transmit CHI Timing with 4.096 Mbits/s Data and 16.384 MHz CHICLK ........................................................24

Figure 5-11. Typical Receive CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK.............................................25

Figure 5-12. Transmit CHI Timing with 2.048 Mbits/s Data and 16.384 MHz CHICLK ........................................................25

Figure 5-13. Typical Receive CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK...............................................26

Figure 5-14. Transmit CHI Timing with 8.192 Mbits/s Data and 8.192 MHz CHICLK ..........................................................26

Figure 5-15. CHI 3-State Output Control ..............................................................................................................................27

Figure 5-16. Microprocessor Port Timing—Read Cycle .......................................................................................................28

Figure 5-17. Microprocessor Port Timing—Write Cycle .......................................................................................................29

Figure 6-1. Transmit CHI Configuration (R/W) .....................................................................................................................50

Agere Systems Inc.

L-TTSI004321BL-2-DB相似产品对比

	L-TTSI004321BL-2-DB	TTSI004321BL-2-DB
描述	4k x 4k time-slot interchanger	4k x 4k time-slot interchanger

推荐资源

十个PLC检测加热器断线电路图: 530145530144530143530142530138530139530140530141530137530136 ...; uyuway 工业自动化与控制

关于传感器模块插口的统一性: 最近在做一个物联网的项目，单片机上面可能会连接各种传感器模块，但又不能把板子做得很大，求大家推荐几个相同协议的传感器模块（二氧化碳，氨气，温湿度，光照等等），协议的类型可以有SPI，U ......; e9996 stm32/stm8

74LS161的100分频: 25631874ls161的100分频，方针是没有问题，可是电路焊出来，却完全起到分频的作用，波形还很模糊，求大神指点 ...; zrar 模拟电子

ARM7中断程序，跳出死循环问题: 程序我就简写了： void __irq IRQ_TIME0() { …………； …………； p=1; …………； …………； } uint8 p=0; int main(void) { …………；//都是一些初始化，我就省略了， … ......; wies ARM技术

神棍节来了，摇摇棒来庆贺下: 赶上百年一遇的“神棍节”学了这么长时间的单片机，单身了这么多年，怎么也得小小的表示下 :victory: 于是首先想到了传说中的摇摇棒 76073 76074 76075 76076 摇摇棒么，就是一根棒，一 ......; zxcscm 单片机

常用医学英文缩写对照表: 在一篇论文中看到血氧饱和度的缩写是SPO2，然后一个学姐做毕业设计也跟着我写成SPO2，今天我写一个课程设计的论文，感觉不对，于是查了下，结果如下：Sa02常用医学英文缩写对照表ABACEIACTAGAMI ......; wuzangtian 医疗电子

家电设计——安全至关重要！

　　我们正进入人类能以更低廉价格拥有更多电子产品的新时代。电子产品已经成为我们生活的必需品。举例来说，普通消费者现在都拥有冰箱、洗衣机、咖啡机等。将分离式IC带来的智能特性集成到电器中，能够改进用户体验，提供电子控制、触摸用户界面和高级显示等功能。这些特性非常有用，而安全性也是消费者关注的重点。没有人希望电器构成安全威胁。　　目前许多家用电器都采用微控制器，如果微控制器出现问题，就可能发生...[详细]
解析Android移动设备的传感器技术

在移动技术中，传感器是被测量信号输入的首要技术，也是传感器系统中的元件组成部分，它包括载体和电路连接的敏感元件和转换元件，但是传感器系统却是组合某种信息处理能力元件的传感器。Android平台应用的传感器技术有姿态传感器技术、光电传感器技术、磁场传感器技术和加速度传感器技术等诸多耀眼的传感器技术，传感器系统功能非常强大，很多人还不知道是传感器为用户提供了巨大的便利。传感器是一种检测装置，是实...[详细]
专为AI PC应用打造，格科推出高性能图像传感器GC5605

该产品专为AI PC应用打造，具备高分辨率、高动态、超低功耗三大特性，助力AI PC提升视频会议、高清拍摄等应用场景的影像质量；实现智能唤醒、手势控制等更智能的人机交互。 GC5606规格参数 GC5605搭载 GalaxyCell ® 2.0 工艺平台的 1.116μm 像素，针对多种拍摄环境，尤其是暗光场景，显著增强成像细节并有效降低像素暗...[详细]
智元机器人明年预计出货量将达数万台，发布最新产品灵犀 X2-W

8 月 21 日消息，智元机器人在其首届合作伙伴大会上透露，今年出货量预计可达数千台，明年预计会有数万台的出货。未来几年，该公司希望每年出货量可达到数十万台。智元机器人还发布了最新产品灵犀 X2-W，这是一款基于 X2 平台衍生，针对“作业智能”开发的轮式双臂机器人原型。同时，智元启动了首个专注具身智能产业链的创业加速计划——“智元 A 计划”，旨在孵化 50+ 高潜力早期项目，在三年内打造千亿...[详细]
“Wave”家电控制指环

引言　　智能家庭这一概念正在逐步发展并被市场接受。我们认为其终极形式在于所有家电的基于开放接口的互联互通，但基于目前的市场情况来看，各个家电厂商在开放接口方面表现的十分不积极。在这种环境下，一个通用的家电控制平台无疑是很有市场前景的。尤其是结合了体感手势控制技术以后，“Wave”家电控制指环将提供更加自然的用户体验，更容易被市场所接受。 1 系统设计　　“Wave”家电控制指环的主题最初...[详细]
电动汽车以什么样的充电方式才是最合适的

电动汽车续航里程越来越长，普及率越来越高。电动汽车充电有两种方式慢充和快充,哪一种方式最合适呢？慢充，就是采用交流220V或三相380V（普通家用照明电源或动力电源）使用输出功率为5kW左右的充电器给电动汽车充电。快充就是利用充电桩进行直流充电，插头接电动汽车的直流充电口进行充电，根据充电桩的功率可达30KW~60KW。电动汽车是以电动机动力行驶的汽车，而车载蓄电池是为电动机提供电能的核心...[详细]
芯对话|CBM108S085破局多通道DAC“同步+精度+低功耗”困局

一、多通道DAC技术瓶颈当前，多通道DAC技术的发展主要聚焦于两大核心难题：一方面，工业场景迫切需要‘多通道同步+高精度’的解决方案，而传统分立方案却因复杂度过高而难以满足需求，例如，在多轴机械臂控制中，需要实现8通道的纳秒级同步输出，分立DAC不仅占用大量PCB面积，还难以有效避免通道间的延迟误差；另一方面，便携式设备面临着‘低功耗’与‘高精度’之间的平衡挑战，如手持测量仪、可穿戴医...[详细]
安全第一！矿用防爆R型隔离变压器教你保护自己！

通常情况下煤矿井下含有瓦斯和煤尘。当瓦斯和煤尘达到一定浓度时，就会发生瓦斯和煤尘爆炸事故。而电气设备在正常运行或故障时就会产生电弧，电弧也是煤矿燃烧煤气和煤尘的主要火源之一。因此，煤矿的电气设备通常都采用矿用防爆R型隔离变压器。矿用防爆电气的设计制造必须符合国家防爆设备标准。防爆设备的总标志是EX。防爆电气设备的类型、类别、级别和组别以及防爆设备的总标志一起，形成防爆标志。除了防爆电源变压器的明...[详细]
了解这几点，飞创直线电机模组如何选型轻松搞定

直线电机模组因行程长、速度快、精度高、运行平稳、寿命长等优势，成为各领域的“甜点”，不同型号的直线电机模组可以达到不同的效果，直线电机模组选型正确与否，不仅影响产品的使用，还影响着直线模组后续功能的发挥，给设备和项目推进带来各种问题，因此我们在选购直线电机模组时，需要了解以下几点。飞创直线电机模组的选型可以根据负载、有效行程、重复定位精度、运行速度和加速度、应用环境、安装方式这几个重要参数...[详细]
博世发布面向L2+级的新一代SoC（SX600 / SX601）

博世发布新SoC系列以支撑L2+级别的高级驾驶辅助功能，该芯片集成了高分辨率与远距离探测能力，并内置对神经网络推理的支持与车规接口，便于车厂在主流车型上实现自动紧急制动、自适应巡航等功能的升级。图片来源：博世该芯片定位在主流家用轿车和SUV的ADAS平台，可与摄像头、毫米波雷达等传感器融合使用，帮助车企在更广泛的产品线上部署成熟的辅助驾驶功能并提升道路安全准入率。 ...[详细]
STM32F103-串口IAP

一、IAP是什么 IAP即为In Application Programming,解释为在应用中编程，用户自己的程序在运行过程中对User Flash的部分区域进行烧写。即是一种对单片机flash擦写的一种编程方案。通常情况下，一片stm32单片机的flash只有一个用户程序，而IAP编程则是将单片机的flash分成至少两大区域，一部分叫做bootloader区，一部分叫做app用户代码区，还...[详细]
直流电机调速方式

直流电机调速的方法： 1. 可以直接使用调压器改变输入电压调速，常用于大型千瓦级别电机 2. 可控硅移相调速几十千瓦到几百千瓦级别电机调速 3. 脉宽调速几十瓦到几百瓦级别电机调速 4. SDPWM调速方式是改变频率与占空比，计算比例后控制电机速度，通常用于闭环回路控制直流电机调速器的特点： (1) 调压器是改变输入电压调速 A. 弱磁调速，改变励磁电压，降压就升速，升压就降速 B. 改变电...[详细]
对于电动汽车而言，它真的不需要变速箱吗

民用内燃机工作范围约为1000-4000rpm。这就造成了发动机在低转速或者过高的转速区间内，对汽车的加速提供的动能帮助有效，也就是说起步困难，到了高速时再加速困难。解决该问题需要调节发动机的传动比，这就诞生了变速箱。低速起步时采用较大的传动比，高速时采用较小的传动比来保证发动机动力的有效输出。而电动汽车的电机与内燃机在动力输出特性方面有着十分明显的区别。电机的动力输出是转速越低扭矩...[详细]
探索当今TWS耳机的混合设计配置及OEM面临的工程挑战

消费者对高端聆听体验的需求推动无线耳机市场近年来快速迭代。混合设计在每只耳机中采用两种驱动单元，以提升音质、功能和佩戴舒适度。随着原始设备制造商（OEM）力求超越消费者预期并在市场中保持竞争力，这类设计正日益普及。真无线立体声（TWS）耳机领域正加速采用混合设计。混合方案的兴起促使 TWS 耳机经历重大技术重构，不仅影响制造商的产品架构，更为消费者带来显著优化的声音体验。本文将概述当今 T...[详细]
优化电池设计，延长移动设备电池续航时间

　　移动计算市场发展非常迅速，各生产商为争夺市场份额纷纷展开激烈竞争。竞争的其中一项关键点是电池续航时间，这涉及两个方面：一是每次充电后系统能支持多长使用时间，二是系统在产品使用寿命内的每个充电周期都能提供一致的使用能力(图1)。　　移动设备内部计算元器件如今被广泛采用在从可穿戴设备到笔记本电脑等众多应用中(图2)，但电池容量与元器件的发展速度并不相同，因此生产商都在探索各种方法对电池进行...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多