Preliminary
PLL103-05
1-to-5 Clock Distribution Buffer
FEATURES
•
•
•
•
•
•
•
5 outputs identical to FIN.
Low skew (< 250 ps between outputs).
Input / Output frequency range 0 – 160 MHz
25mA drive capability at TTL levels.
70mA drive capability at CMOS levels.
3.3V operation.
Available in 8-Pin 150mil SOIC.
PIN CONFIGURATION
FIN
CLK1
CLK2
CLK3
1
8
CLK5
VDD
GND
CLK4
PLL103-05
2
3
4
7
6
5
FIN = 0 ~ 160 Mhz
DESCRIPTIONS
The PLL103-05 is a 1-to-5 Clock Distribution Buffer,
reproducing the reference input frequency (FIN) at 5
different outputs. It is designed to minimize skew
between outputs and provides TTL and CMOS
compatible output levels.
BLOCK DIAGRAM
CLK1
CLK2
FIN
CLK3
CLK4
CLK5
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 09/26/00 Page 1
Preliminary
PLL103-05
1-to-5 Clock Distribution Buffer
PIN DESCRIPTIONS
Name
FIN
CLK1
CLK2
CLK3
CLK4
GND
VDD
CLK5
Number
1
2
3
4
5
6
7
8
Type
I
O
O
O
O
P
P
O
Buffered Clock Output.
Buffered Clock Output.
Buffered Clock Output.
Buffered Clock Output.
Ground.
3.3V Power Supply.
Buffered Clock Output.
Description
Input Clock Frequency (FIN range 0 ~ 160MHz).
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 09/26/00 Page 2
Preliminary
PLL103-05
1-to-5 Clock Distribution Buffer
ELECTRICAL SPECIFICATIONS
1. Absolute Maximum Ratings
PARAMETERS
Supply Voltage Range
Input Voltage Range
Output Voltage Range
Soldering Temperature
Storage Temperature
Ambient Operating Temperature
ESD Voltage
T
S
-65
0
SYMBOL
V
CC
V
I
V
O
MIN.
MAX.
7
V
CC
+
0.5
V
CC
+
0.5
260
150
70
2
UNITS
V
V
V
°C
°C
°C
kV
-
0.5
-
0.5
-
0.5
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the
device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other
conditions above the operational limits noted in this specification is not implied.
2. Electrical Characteristics
V
DD
= 3.0~3.6V, unless otherwise stated
PARAMETERS
Input Low Voltage
Input High Voltage
Input Low Current
Input High Current
Output Low Current
Output High Current
Power Down Supply Current
Supply Current
SYMBOL
V
IL
V
IH
I
IL
I
IH
I
OL
I
OH
I
DD
I
DD
V
IN
= 0V
CONDITIONS
MIN.
2.0
TYP.
MAX.
0.8
UNITS
V
V
µA
µA
mA
mA
19
0.10
50
50
0.3
30.0
50.0
100.0
V
IN
= V
DD
V
OL
= 1.5 V
V
OH
= 1.5 V
REF = 0MHz
Unloaded outputs at 75MHz,
SEL inputs at V
DD
or GND
50.0
40.0
µA
mA
3. TIMING CHARACTERISTICS
PARAMETERS
Rise Time
Fall Time
Propagation
Output Duty Cycle
Output-to-Output skew
SYMBOL
T
r
T
f
T
PROP
D
T
T
skew
CONDITIONS
Measured at 0.8V ~ 2.0V @ 3.3V
Measured at 2.0V ~ 0.8V @ 3.3V
V
T
= 1.5 V
Rising edges at VDD/2
MIN.
0.8
0.78
1
45
TYP.
0.95
0.85
4
50
MAX.
1.1
0.9
6
55
250
UNITS
ns
ns
ns
%
ps
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 09/26/00 Page 3
Preliminary
PLL103-05
1-to-5 Clock Distribution Buffer
PACKAGE INFORMATION
8 PIN Narrow SOIC ( mm )
SOIC
Symbol
A
A1
B
C
D
E
H
L
e
Min.
1.55
0.15
0.35
0.19
4.80
3.81
5.84
0.41
1.27 BSC
Max.
1.73
0.18
0.49
0.25
4.98
3.99
6.20
0.89
A
1
B
e
A
C
L
D
E
H
ORDERING INFORMATION
For part ordering, please contact our Sales Department:
47745 Fremont Blvd., Fremont, CA 94538, USA
Tel: (510) 492-0990 Fax: (510) 492-0991
The order number for this device is a combination of the following:
Device number, Package type and Operating temperature range
PART NUMBER
PLL103-05 S C
PART NUMBER
TEMPERATURATURE
C=COMMERCIAL
M=MILITARY
I=INDUSTRAL
PACKAGE TYPE
S=SOIC
PhaseLink Corporation, reserves the right to make changes in its products or specifications, or both at any time without notice. The information
furnished by Phaselink is believed to be accurate and reliable. However, PhaseLink makes no guarantee or warranty concerning the accuracy of said
information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product.
LIFE SUPPORT POLICY:
PhaseLink’s products are not authorized for use as critical components in life support devices or systems without the
express written approval of the President of PhaseLink Corporation.
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 09/26/00 Page 4
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
