*For Hi-Rel process flows, refer to page 5-3 of the databook.
Features
❏
Processed with HVCMOS
®
technology
❏
Symmetric row drive (reduces latent imaging
in ACTFEL displays)
❏
Output voltages up to 230V
❏
Low-power level shifting
❏
Source/Sink current 70mA (min.)
❏
Shift register speed 4MHz
❏
Pin-programmable shift direction
❏
44-lead plastic & ceramic surface-mount packages
❏
Hi-Rel processing available
General Description
The HV7022-C is a low-voltage serial to high-voltage parallel
converter with push-pull outputs. It is especially suited for use as
a symmetric row driver in AC thin-film electroluminescent (ACTFEL)
displays. The HV70 offers 34 output lines, a direction (DIR) pin to
give CW or CCW shift register loading, output enable (OE), and
polarity (POL) control. After DATA INPUT is entered (on the falling
edge of CLOCK), a logic high will cause the output to swing to V
PP
if POL is high, or to GND if POL is low.
Absolute Maximum Ratings
Supply voltage, V
DD1
Supply voltage, V
PP1
Logic input levels
1
Ground current
2
Continuous total power dissipation
3
:
Operating temperature range
Storage temperature range
Lead temperature 1.6mm (1/16 inch)
from case for 10 seconds
Plastic
Ceramic
-0.3V to +15V
-0.3V to +250V
-0.3V to V
DD
+0.3V
1.5A
1200mW
1500mW
-40°C to +85°C
-55°C to 125°C
-65°C to +150°C
260°C
Plastic
Ceramic
Notes:
1. All voltages are referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to maximum operating
temperature at 25mW/°C for plastic and at 15mW/°C for ceramic.
For Detailed circuit and application information, please refer
to Application Note AN-H3.
02/96/022
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
1
HV7022-C
Electrical Characteristics
(over recommended operating conditions of V
DD
= 12V, T
A
= 25°C and V
PP
= 230V unless otherwise noted)
DC Characteristics
Symbol
I
DD
I
PP
Parameter
V
DD
supply current
High voltage supply current
Min
Max
10
4
100
750
I
DDQ
V
OH
V
OL
I
IH
I
IL
Quiescent V
DD
supply current
High-level output
HV
OUT
Data out
Low-level output
HV
OUT
Data out
High-level logic input current
Low-level logic input current
195
11
30
1
1
-1
100
Units
mA
mA
µA
µA
µA
V
V
V
V
µA
µA
Conditions
f
CLK
= 4MHz
1 Output high
1
All Outputs low or High-Z
All Outputs low or High-Z
(125°C)
All V
IN
= GND or V
DD
I
O
= -70mA (-50mA)
2
I
O
= -500µA
I
O
= 70mA (+50mA)
2
I
O
= 500µA
V
IH
= 12V
V
IL
= 0V
Notes:
1. The total number of ON outputs times the duty cycle must not exceed the allowable package power disspation.
2. Over military temperature range (-55°C to 125°C).
AC Characteristics
(V
DD
= 12V, T
C
= 25°C)
Symbol
f
CLK
t
W
t
SUD
t
HD
t
SUC
t
SUE
t
SUP
t
HC
t
HE
t
HP
t
DHL
t
DLH
t
THL
t
TLH
t
ONH
t
ONL
t
OFFH
t
OFFL
Parameter
Clock frequency
Pulse duration clock high or low
Data set-up time before falling clock
Data hold time after falling clock
Setup time clock low before V
PP
↑
or GND↓
Setup time enable high before V
PP
↑
or GND↓
Setup time polarity high or low before V
PP
↑
or GND↓
Hold time clock high after V
PP
↑
or GND↓
Hold time enable high after V
PP
↑
or GND↓
Hold time polarity high or low after V
PP
↑
or GND↓
Delay time high to low level output from clock
Delay time low to high level output from clock
Transition time high to low level serial output
Transition time low to high level serial output
High level turn-on time Q outputs from enable
Low level turn-on time Q outputs from enable
High level turn-off time Q outputs from enable
Low level turn-off time Q outputs from enable
Slew rate, V
PP
or GND
125
100
100
300
300
300
500
300
300
150
200
200
100
500
500
1000
500
45
Min
Max
4
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
V/µs
C
L
= 10pF
C
L
= 10pF
C
L
= 15pF
C
L
= 15pF
I
O
= -50 mA,V
OH
=195V
R
L
= 2 kΩ to 95V
I
O
= 50 mA,V
OH
=130V
R
L
= 2 kΩ to 30V
I
O
= -50 mA,V
OH
=195V
R
L
= 2 kΩ to 95V
I
O
= 50 mA,V
OH
=130V
R
L
= 2 kΩ to 30V
With one active output
driving a 4.7 nF load to
V
PP
or GND
Conditions
2
HV7022-C
Recommended Operating Conditions
Symbol
V
DD
V
PP
V
IH
V
IL
f
CLK
T
A
I
OD
Logic supply voltage
High voltage supply
High-level input voltage
V
DD
= 10.8V
V
DD
= 13.2V
Low-level input voltage
V
DD
= 10.8V
V
DD
= 13.2V
Clock frequency
Operating free-air temperature
Plastic
Ceramic
Allowable pulse current through output diodes
-40
-55
8.1
9.9
2.7
3.3
4
+85
+125
±300
MHz
°C
°C
mA
V
Parameter
Min
10.8
Max
13.2
230
Units
V
V
V
Note:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V
DD
.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V
PP
.
5. The V
PP
should not drop below V
DD
or float during operation.
Power-down sequence should be the reverse of the above.
Input and Output Equivalent Circuits
V
DD
V
DD
V
PP
Input
Data Out
HV
OUT
GND
Logic Inputs
GND
Logic Data Output
GND
High Voltage Outputs
3
HV7022-C
Switching Waveforms
l/f
CLK
t
WL
Clock
50%
t
SUD
Data Input
50%
t
DLH
Data Output
(D
IOA
/D
IOB
)
90%
10%
t
TLH
V
PP
t
SUC
90%
GND
t
THL
t
HD
50%
V
IL
t
DHL
90%
10%
V
OH
V
OL
50%
t
WH
V
IH
50%
V
IH
10%
t
HC
V
IH
POL
50%
50%
V
IL
90%
GND
t
HP
t
SUP
V
PP
10%
V
IH
OE
50%
t
SUE
t
HE
90%
50%
V
IL
V
OH
10%
HV
OUT
High Impedance
HV
OUT
t
ONL
t
ONH
t
OFFH
90%
10%
t
OFFL
High Impedance
V
OL
4
HV7022-C
Functional Block Diagram
V
PP
OE
Polarity
V
DD
LT
Data In
N
HV
OUT
1
P
LT
CLK
S/R
DIR
HV
OUT
2
LT
HV
OUT
34
Data Out
GND
LT = Level Translator
Function Table
Inputs
I/O
Relations
O/P HIGH
O/P OFF
O/P LOW
O/P OFF
O/P OFF
Load S/R,
set DIR
Notes:
H = logic high level, L = logic low level, X = irrelevant,
↓
= high-to-low transition,
Q
1
= HV
OUT
1, Q
n
= HV
OUT
(n), etc.
* = dependent on previous state and whether an O/P or S/R command occured.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
