电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SIT9001AI-44-33E3-4.00000Y

产品描述standard clock oscillators 4mhz +-100ppm 3.3V +-.25% from ctr
产品类别无源元件   
文件大小400KB,共9页
制造商SiTime
标准
下载文档 全文预览

SIT9001AI-44-33E3-4.00000Y概述

standard clock oscillators 4mhz +-100ppm 3.3V +-.25% from ctr

文档预览

下载PDF文档
SiT9001
High Performance Spread Spectrum Oscillator
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
Frequency range from 1 MHz to 200 MHz
Center Spread Modulation: ±0.25%, ±0.5%, ±1%
Down Spread Modulation: -0.5%, -1%, -2%;
spread disable option available
Power down or output enable option available
Frequency stability: ±25 ppm, ±50 ppm and ±100 ppm
(Spread = OFF)
Operating voltage: 1.8V or 2.5 or 3.3 V; other voltages up to 3.63 V
(contact SiTime)
Operating temperature range: Industrial, -40°C to +85°C, Extended
Commercial, -20°C to +70°C
Industry-standard packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,
7.0 x 5.0 mm x mm
Pb-free, RoHS and REACH compliant
High drive option: 30pF load (contact factory)
30 ps Ultra-low cycle-to-cycle jitter
Set-top boxes and LCD displays
Scanners, printers and copiers
Interface controllers and graphics cards
PCI, CPU and memory buses
Routers and modems
DC Electrical Characteristics
Parameters
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
Symbol
VOH
VOL
VIH
VIL
Idd
I_std
Min.
90
70
Typ.
30
Max.
10
30
27
34
50
10
Unit
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
IOH = -9 mA
IOL = 9 mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
IOH = -7 mA
IOL = 7 mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
IOH = -5 mA
IOL = 5mA
Pin 1
Pin 1
Output frequency = 30 MHz, 15 pF load
Output frequency = 125 MHz, 15 pF load
Output is weakly pulled down, ST = GND
Time from minimum power supply voltage to the first cycle
(Guaranteed no runt pulses)
Condition
Vdd = 3.3V ±10%, -40°C to 85°C
Vdd = 2.5V ±10%, -40°C to 85°C
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
VOH
VOL
VIH
VIL
Idd
I_std
90
70
30
10
30
26
31
50
10
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
Vdd = 1.8V ±5%, -40°C to 85°C
Output Voltage High
Output Voltage Low
Input Voltage High
Input Voltage Low
Operating Current
Standby Current
Power Up Time
VOH
VOL
VIH
VIL
Idd
I_std
90
70
30
10
30
26
31
50
10
%Vdd
%Vdd
%Vdd
%Vdd
mA
mA
µA
ms
SiTime Corporation
Rev. 1.2
990 Almanor Avenue
Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised September 17, 2014
s3c2410 linux2.6移植问题
好不容易编译了一个linux2.6.18的zImage, 用uboot的tftp 0x30008000下载到SDRAM中。之后,出现了问题,如下: JX2410 # go 0x3 ......
amountain Linux开发
单片机入门后怎样提高?
我公司是专门先生液晶显示模块的,我想学习单片机技术,为液晶模块编写测试程序。学习了很多书,入门容易,想再提高点,发觉很难了,。在这里想请教各位高手指教,怎样提高!...
mufengyang 嵌入式系统
NIOSII中相关问题
1.int main (void) __attribute__ ((weak, alias ("alt_main"))); 这是定义main的别名为alt_main,这样当NiosII IDE的debugger的断点设置在main的时候(在Debug As...里面可以设置),由于Free ......
591586293 FPGA/CPLD
(转)ModelSim和QuestaSim功能简介及应用
ModelSim是工业界最优秀的语言仿真器,它提供最友好的调试环境,是作FPGA、ASIC设计的RTL级和门级电路仿真的首选。它支持PC和UNIX、LINUX平台,是单一内核支持VHDL和Verilog混合仿真的仿真器。 ......
白丁 FPGA/CPLD
有关ppc下rtsp的问题
请问,我在live555.com下载了一个rtsp的类库,但是这个是pc上的,请问有ppc上的类库吗,或者怎么将这个类库编译成ppc的吗,希望有做过类似项目的兄弟帮帮忙啊???? ...
河马 嵌入式系统
这句话有错吗?
真的不明白,这个怎么错了 ...
Ivanka 51单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 710  1965  933  2249  2430  57  25  4  41  10 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved