SRAM
MT5C2564
64K x 4 SRAM
SRAM MEMORY ARRAY
AVAILABLE AS MILITARY
SPECIFICATIONS
• SMD 5962-88681
• SMD 5962-88545
• MIL-STD-883
PIN ASSIGNMENT
(Top View)
FEATURES
•
•
•
•
High Speed: 15, 20, 25, 35, 45, 55, and 70
Battery Backup: 2V data retention
Low power standby
High-performance, low-power, CMOS double-metal
process
• Single +5V (+10%) Power Supply
• Easy memory expansion with CE\
• All inputs and outputs are TTL compatible
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
CE\
Vss
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
Vcc
A15
A14
A13
A12
A11
A10
DQ4
DQ3
DQ2
DQ1
WE\
A1
A0
NC
Vcc
NC
3 2 1 28 27
A2 4
A3 5
A4 6
A5 7
A6 8
A7 9
A8 10
A9 11
CE\ 12
26
25
24
23
22
21
20
19
18
A15
A14
A13
A12
A11
A10
DQ4
DQ3
DQ2
24-Pin DIP (C)
(300 MIL)
28-Pin LCC (EC)
13 14 15 16 17
DQ1
WE\
NC
Vss
NC
28-Pin Flat Pack (F)
OPTIONS
• Timing
15ns access
20ns access
25ns access
35ns access
45ns access
55ns access
70ns access
• Package(s)
Ceramic DIP (300 mil)
Ceramic LCC
Ceramic Flatpack
MARKING
-15
-20
-25
-35
-45
-55*
-70*
NC
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
CE\
NC
Vss
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vcc
A15
A14
A13
A12
A11
A10
NC
NC
DQ3
DQ2
DQ1
DQ0
WE\
C
EC
F
No. 106
No. 204
GENERAL DESCRIPTION
• Operating Temperature Ranges
IT
Industrial (-40
o
C to +85
o
C)
o
o
Military (-55 C to +125 C)
XT
• 2V data retention/low power
L
The Austin Semiconductor SRAM family employs
high-speed, low-power CMOS and are fabricated using double-
layer metal, double-layer polysilicon technology.
For flexibility in high-speed memory applications,
Austin Semiconductor offers chip enable (CE\) on all
or-
ganizations. This enhancement can place the outputs in
High-Z for additional flexibility in system design. The x4
configuration features common data input and output.
Writing to these devices is accomplished when
write enable (WE\) and CE\ inputs are both LOW. Reading
is
accomplished when WE\ remains HIGH and CE\ goes
LOW. The device offers a reduced power standby mode when
disabled. This allows system designs to achieve low standby
power requirements.
These devices operate from a single +5V power
supply and all inputs and outputs are fully TTL compatible.
Micross Components reserves the right to change products or specifications without notice.
*Electrical characteristics identical to those provided for the 45ns
access devices.
For more products and information
please visit our web site at
www.micross.com
MT5C2564
Rev. 3.2 01/10
1
SRAM
MT5C2564
FUNCTIONAL BLOCK DIAGRAM
V
CC
A0
A1
GND
ROW DECODER
A3
A4
A5
A13
A14
A15
262,144-BIT
MEMORY ARRAY
I/O CONTROL
A2
DQ4
DQ1
CE\
COLUMN DECODER
WE\
A6
A7
A8
A9
A10
A11
A12
POWER
DOWN
TRUTH TABLE
MODE
STANDBY
READ
WRITE
CE\
H
L
L
WE\
X
H
L
DQ
HIGH-Z
Q
D
POWER
STANDBY
ACTIVE
ACTIVE
MT5C2564
Rev. 3.2 01/10
Micross Components reserves the right to change products or specifications without notice.
2
SRAM
MT5C2564
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Vss..............................-0.5V to +7V
Voltage on Vcc Supply Relative to Vss.........................-0.5V to +7V
Storage Temperature.................................................-65
o
C to +150
o
C
Power Dissipation........................................................................1W
Short Circuit Output Current.....................................................50mA
Lead Temperature (soldering 10 seconds)..............................+260
o
C
Junction Temperature.............................................................+175
o
C
*Stresses greater than those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device. This
is a stress rating only and functional operation of the device
at these or any other conditions above those indicated in the
operation section of this specification is not implied. Exposure
to absolute maximum rating conditions for extended periods
may affect reliability.
ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS
(-55
o
C < T
C
< 125
o
C; V
CC
= 5V +10%)
DESCRIPTION
Input High (Logic 1) Voltage
Input Low (Logic 0) Voltage
Input Leakage Current
Output Leakage Current
Output High Voltage
Output Low Voltage
0V<V
IN
<V
CC
Output(s) disabled
0V<V
OUT
<V
CC
I
OH
=-4.0mA
I
OL
=8.0mA
CONDITIONS
SYM
V
IH
V
IL
IL
I
IL
O
V
OH
V
OL
MAX
-25
140
MIN
2.2
-0.5
-10
-10
2.4
MAX
V
CC
+0.5
0.8
10
10
UNITS
V
V
μA
μA
V
NOTES
1
1, 2
1
1
0.4
V
PARAMETER
Power Supply
Current: Operating
Power Supply
Current: Standby
CONDITIONS
CE\ < V
IL
; V
CC
= MAX
f = MAX = 1/t
RC
(MIN)
Output Open
CE\ > V
IH
; All Other Inputs
< V
IL
or > V
IH
, V
CC
= MAX
f = 0 Hz
CE\ > V
CC
-0.2V; V
CC
= MAX
V
IL
< V
SS
+0.2V
V
IH
> V
CC
-0.2V; f = 0 Hz
"L" Version Only
SYM
I
cc
-15
165
-20
150
-35
120
-45
120
UNITS NOTES
mA
3
I
SBT2
45
45
40
25
25
mA
I
SBC2
I
SBC2
20
4
20
4
20
4
20
4
20
4
mA
mA
CAPACITANCE
DESCRIPTION
Input Capacitance
Output Capacitance
CONDITIONS
T
A
= 25 C, f = 1MHz
V
CC
= 5V
o
SYM
C
I
C
O
MAX
10
12
UNITS
pF
pF
NOTES
4
4
MT5C2564
Rev. 3.2 01/10
Micross Components reserves the right to change products or specifications without notice.
3
SRAM
MT5C2564
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
(Note 5) (-55
o
C < T
C
< 125
o
C; V
CC
= 5V +10%)
DESCRIPTION
READ CYCLE
READ cycle time
Address access time
Chip Enable access time
Output hold from address change
Chip Enable to output in Low-Z
Chip disable to output in High-Z
Chip Enable to power-up time
Chip disable to power-down time
WRITE CYCLE
WRITE cycle time
Chip Enable to end of write
Address valid to end of write
Address setup time
Address hold from end of write
WRITE pulse width
Data setup time
Data hold time
Write disable to output in Low-Z
Write Enable to output in High-Z
-15
-20
-25
-35
-45
SYMBOL MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS NOTES
t
RC
t
AA
t
ACE
t
OH
t
LZCE
t
HZCE
t
PU
t
PD
t
WC
t
CW
t
AW
t
AS
t
AH
t
WP
t
DS
t
DH
t
LZWE
t
HZWE
15
15
15
3
3
8
0
15
15
12
12
0
2
12
7
0
0
0
20
15
15
0
2
15
10
0
0
0
0
20
25
18
18
0
2
17
12
0
0
0
3
3
10
0
25
35
30
30
0
5
30
20
0
0
0
20
20
20
3
3
10
0
35
45
40
40
0
5
40
20
0
0
0
25
25
25
3
3
20
0
45
35
35
35
3
3
20
45
45
45
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7
6, 7
4
4
7
10
11
20
20
7
6, 7
MT5C2564
Rev. 3.2 01/10
Micross Components reserves the right to change products or specifications without notice.
4
SRAM
MT5C2564
AC TEST CONDITIONS
Input pulse levels ...................................... Vss to 3.0V
Input rise and fall times ......................................... 5ns
Input timing reference levels ................................ 1.5V
Output reference levels ....................................... 1.5V
Output load ................................. See Figures 1 and 2
Q
V
TH
=
Q
5pF
V
TH
=
Fig. 1 Output Load
Equivalent
Fig. 2 Output Load
Equivalent
NOTES
1.
2.
3.
All voltages referenced to V
SS
(GND).
-3V for pulse width < 20ns
I
CC
is dependent on output loading and cycle rates.
The specified value applies with the outputs
unloaded, and f =
1
Hz.
t
RC (MIN)
4. This parameter is guaranteed but not tested.
5. Test conditions as specified with the output loading
as shown in Fig. 1 unless otherwise noted.
6. t
LZCE
, t
LZWE
, t
LZOE
, t
HZCE
, t
HZOE
and t
HZWE
are
specified with CL = 5pF as in Fig. 2. Transition is
measured ±200mV typical from steady state volt-
age,
allowing for actual tester RC time constant.
7.
8.
9.
10.
11.
12.
and
At any given temperature and voltage condition,
t
HZCE
is less than t
LZCE
, and t
HZWE
is less than t
LZWE
and
t
HZOE
is less than t
LZOE
.
WE\ is HIGH for READ cycle.
Device is continuously selected. Chip enable is held in
its active state.
Address valid prior to, or coincident with, latest
occurring chip enable.
t
RC
= Read Cycle Time.
Chip enable (CE\) and write enable (WE\) can initiate
terminate a WRITE cycle.
DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)
DESCRIPTION
VCC for Retention Data
Data Retention Current
Chip Deselect to Data
Retention Time
Operation Recovery Time
CONDITIONS
CE\ > (V
CC
- 0.2V)
V
IN
> (V
CC
- 0.2V)
or < 0.2V
SYM
V
DR
V
CC
= 2V
V
CC
= 3V
t
CDR
t
R
0
t
RC
I
CCDR
MIN
2
MAX
---
1
2
---
UNITS
V
mA
mA
ns
ns
4
4, 11
NOTES
LOW Vcc DATA RETENTION WAVEFORM
V
CC
t
CDR
4.5V
DATA RETENTION MODE
4.5V
V > 2V
DR
t
R
V
DR
CE\
V
IH
V
IL
DON’T CARE
UNDEFINED
MT5C2564
Rev. 3.2 01/10
Micross Components reserves the right to change products or specifications without notice.
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
