General Description ....................................................................................................................................... 11
General Notes ............................................................................................................................................ 11
Write Data Mask ............................................................................................................................................. 71
READ Burst Followed by PRECHARGE ......................................................................................................... 73
WRITE Burst Followed by PRECHARGE ....................................................................................................... 74
Auto Precharge ........................................................................................................................................... 75
READ Burst with Auto Precharge ................................................................................................................. 75
WRITE Burst with Auto Precharge ............................................................................................................... 76
Temperature Sensor ................................................................................................................................... 91
Deep Power-Down ........................................................................................................................................ 105
Input Clock Frequency Changes and Stop Events ............................................................................................ 106
Input Clock Frequency Changes and Clock Stop with CKE LOW .................................................................. 106
Input Clock Frequency Changes and Clock Stop with CKE HIGH ................................................................. 107
NO OPERATION Command ........................................................................................................................... 107
Simplified Bus Interface State Diagram ....................................................................................................... 107
Truth Tables .................................................................................................................................................. 109
Input Signal .............................................................................................................................................. 125
AC and DC Logic Input Measurement Levels for Differential Signals ................................................................ 127
Single-Ended Requirements for Differential Signals .................................................................................... 128
Differential Input Crosspoint Voltage ......................................................................................................... 130
Clock Period Jitter .......................................................................................................................................... 142
Clock Period Jitter Effects on Core Timing Parameters ................................................................................. 142
Cycle Time Derating for Core Timing Parameters ........................................................................................ 143
Clock Cycle Derating for Core Timing Parameters ....................................................................................... 143
Clock Jitter Effects on Command/Address Timing Parameters ..................................................................... 143
Clock Jitter Effects on READ Timing Parameters .......................................................................................... 143
Clock Jitter Effects on WRITE Timing Parameters ........................................................................................ 144
AC Timing ..................................................................................................................................................... 146
CA and CS# Setup, Hold, and Derating ........................................................................................................... 152
Data Setup, Hold, and Slew Rate Derating ....................................................................................................... 159
Revision History ............................................................................................................................................ 166
Rev. M – 10/12 ........................................................................................................................................... 166
Rev. L – 08/12 ............................................................................................................................................ 166
Rev. K – 07/12 ............................................................................................................................................ 166
EtherCAT(Ethernet for Control Automation Technology)是一种基于以太网的开发构架的实时工业现场总线通讯协议,EtherCAT是最快的工业以太网技术之一,同时它提供纳秒级精确同步。相对于设置了相同循环时间的其他总线系统,EtherCAT系统结构通常能减少25%-30%的CPU负载,EtherCAT的出现为系统的实时性能和拓扑的灵活性树立了新的标准。...[详细]
与云数据库相比,小型计算机是专门为网络边缘的去中心化坚固计算而构建的。通过将应用程序、分析和处理服务移动到更靠近数据生成源的位置,业务运营可以获得改进的实时计算应用程序性能。 l 从奔腾到酷睿i5的可扩展CPU性能 l 智能电源点火管理和CAN总线网络支持 l 无线局域网和广域网LTE连接 l 丰富的I/O可扩展性,包括PoE、PCI、PCIe、COM l 适用于宽工作温度和宽电压输入的坚固...[详细]