Changes to Ordering Guide .......................................................... 28
4/04—Revision 0: Initial Revision
Rev. D | Page 2 of 28
Data Sheet
SPECIFICATIONS
VDD = 2.3 V to 5.5 V, VIO = 2.3 V to VDD, V
REF
= VDD, T
A
= –40°C to +85°C, unless otherwise noted.
Table 2.
Parameter
RESOLUTION
ANALOG INPUT
Voltage Range
Absolute Input Voltage
Test Conditions
Min
16
0
−0.1
−0.1
A Grade
Typ
Max
Min
16
0
−0.1
−0.1
B Grade
Typ
Max
Min
16
0
−0.1
−0.1
C Grade
Typ
Max
AD7685
Unit
Bits
V
V
V
dB
nA
IN+ − IN−
IN+
IN−
f
IN
= 250 kHz
Acquisition phase
V
REF
VDD +
0.1
+0.1
V
REF
VDD +
0.1
+0.1
V
REF
VDD +
0.1
+0.1
Analog Input CMRR
Leakage Current at 25°C
Input Impedance
ACCURACY
No Missing Codes
Differential Linearity Error
Integral Linearity Error
Transition Noise
Gain Error
2
, T
MIN
to T
MAX
Gain Error Temperature Drift
Offset Error
2
, T
MIN
to T
MAX
Offset Temperature Drift
Power Supply Sensitivity
THROUGHPUT
Conversion Rate
Transient Response
AC ACCURACY
Signal-to-Noise Ratio
65
1
See the
Analog Inputs section
15
−6
+6
0.5
±2
±0.3
±0.1
±0.7
±0.3
±0.05
0
0
±30
±1.6
±3.5
65
1
See the
Analog Inputs section
16
−1
−3
65
1
See the
Analog Inputs section
16
−1
−2
REF = VDD = 5 V
VDD = 4.5 V to 5.5 V
VDD = 2.3 V to 4.5 V
VDD = 5 V ± 5%
VDD = 4.5 V to 5.5 V
VDD = 2.3 V to 4.5 V
Full-scale step
f
IN
= 20 kHz,
V
REF
= 5 V
f
IN
= 20 kHz,
V
REF
= 2.5 V
f
IN
= 20 kHz
f
IN
= 20 kHz
f
IN
= 20 kHz,
V
REF
= 5 V
f
IN
= 20 kHz,
V
REF
= 5 V,
−60 dB input
f
IN
= 20 kHz,
V
REF
= 2.5 V
±0.7
±1
0.5
±2
±0.3
±0.1
±0.7
±0.3
±0.05
+3
±30
±1.6
±3.5
±0.5
±0.6
0.45
±2
±0.3
±0.1
±0.7
±0.3
±0.05
+1.5
+2
±15
±1.6
±3.5
Bits
LSB
1
LSB
LSB
LSB
ppm/°C
mV
mV
ppm/°C
LSB
kSPS
kSPS
µs
dB
3
dB
dB
dB
dB
dB
dB
dB
250
200
1.8
90
86
−100
−100
89
0
0
250
200
1.8
92
88
−106
−106
92
32
0
0
250
200
1.8
93.5
88.5
−110
−110
93.5
33.5
90
86
91.5
87.5
Spurious-Free Dynamic
Range
Total Harmonic Distortion
Signal-to-(Noise + Distortion)
90
91.5
86
85.5
87.5
−110
87
88.5
−115
Intermodulation Distortion
4
1
2
LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 µV.
See Terminology section. These specifications do include full temperature range variation but do not include the error contribution from the external reference.
3
All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.
4
f
IN1
= 21.4 kHz, f
IN2
= 18.9 kHz, each tone at −7 dB below full scale.
Rev. D | Page 3 of 28
AD7685
VDD = 2.3 V to 5.5 V, VIO = 2.3 V to VDD, V
REF
= VDD, T
A
= –40°C to +85°C, unless otherwise noted.
Table 3.
Parameter
REFERENCE
Voltage Range
Load Current
SAMPLING DYNAMICS
−3 dB Input Bandwidth
Aperture Delay
DIGITAL INPUTS
Logic Levels
V
IL
V
IH
I
IL
I
IH
DIGITAL OUTPUTS
Data Format
Pipeline Delay
V
OL
V
OH
POWER SUPPLIES
VDD
VIO
VIO Range
Standby Current
1, 2
Power Dissipation
Test Conditions/Comments
Min
0.5
250 kSPS, REF = 5 V
50
2
2.5
Typ
Max
VDD + 0.3
Data Sheet
Unit
V
µA
MHz
ns
VDD = 5 V
–0.3
0.7 × VIO
−1
−1
0.3 × VIO
VIO + 0.3
+1
+1
V
V
µA
µA
I
SINK
= +500 µA
I
SOURCE
= −500 µA
Specified performance
Specified performance
VDD and VIO = 5 V, 25°C
VDD = 2.5 V, 100 SPS throughput
VDD = 2.5 V, 100 kSPS throughput
VDD = 2.5 V, 200 kSPS throughput
VDD = 5 V, 100 kSPS throughput
VDD = 5 V, 250 kSPS throughput
T
MIN
to T
MAX
Serial 16 bits straight binary
Conversion results available immediately
after completed conversion
0.4
VIO − 0.3
2.3
2.3
1.8
1
1.4
1.35
2.7
4
10
−40
5.5
VDD + 0.3
VDD + 0.3
50
2.4
4.8
6
15
+85
V
V
V
V
V
nA
µW
mW
mW
mW
mW
°C
TEMPERATURE RANGE
3
Specified Performance
1
2
With all digital inputs forced to VIO or GND as required.
During acquisition phase.
3
Contact sales for extended temperature range.
Rev. D | Page 4 of 28
Data Sheet
TIMING SPECIFICATIONS
−40°C to +85°C, VIO = 2.3 V to 5.5 V or VDD + 0.3 V, whichever is the lowest, unless otherwise stated.
Table 4. VDD = 4.5 V to 5.5 V
1
Parameter
Conversion Time: CNV Rising Edge To Data Available
Acquisition Time
Time Between Conversions
CNV Pulse Width (CS Mode)
SCK Period (CS Mode)
SCK Period (Chain Mode)
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
SCK Low Time
SCK High Time
SCK Falling Edge to Data Remains Valid
SCK Falling Edge to Data Valid Delay
VIO Above 4.5 V
VIO Above 3 V
VIO Above 2.7 V
VIO Above 2.3 V
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)
VIO Above 4.5 V
VIO Above 2.7 V
VIO Above 2.3 V
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)
SDI Valid Setup Time from CNV Rising Edge (CS Mode)
SDI Valid Hold Time from CNV Rising Edge (CS Mode)
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)
SDI High to SDO High (Chain Mode with Busy Indicator)
Layered Driver
Senior Software Engineer
Responsibilities
· Participate in feature requirements, design, implementation, testing, support and measurement of productivit ......
电源技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
