Si3000
V
O I C E
B
A N D
C
O D E C
Features
Complete voice codec solution includes the following:
!
!
!
!
!
!
WITH
M
ICROPHONE
/S
PEAKER
D
RIVE
84 dB ADC Dynamic Range
84 dB DAC Dynamic Range
4–12 kHz Sample Rates
30 dB Microphone Pre-Amp
Programmable Input Gain/
Attenuation: –36 dB to 12 dB
Programmable Output Gain/
Attenuation: –36 dB to 12 dB
!
!
!
!
!
!
Support for 32
Ω
Headphones
3:1 Analog Input Mixer
3.3–5.0 V Power Supply
Direct Interface to DSPs
Direct Connection to Si3034,
Si3035, and Si3044 ISOcap
™
DAA
Low profile 16 Pin SOIC Package
Ordering Information:
See page 30.
Applications
!
!
Pin Assignments
!
!
Modem Voice Channel (DSVD)
Telephony
Speech Processing
General Purpose Analog I/O
Si3000
SPKRR
MBIAS
HDST
SDI
SDO
FSYNC
MCLK
SCLK
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
SPKRL
LINEO
GND
V
A
V
D
LINEI
MIC
RESET
Description
The Si3000 is a complete voice band audio codec solution that offers high
integration by incorporating programmable input and output gain/
attenuation, a microphone bias circuit, handset hybrid circuit, and an
output drive for 32
Ω
headphones. The Si3000 can be connected directly
to the Si3034, Si3035, and Si3044 ISOcap North American and
international DAA chipsets through its daisy-chaining serial interface. The
device operates from a single 3.3 to 5 V power supply and is available in
a 16-pin small outline package (SOIC).
Functional Block Diagram
Si3000
0/+10/+20/+30 dB
MCLK
SCLK
FSYNC
SDI
SDO
Digital
Interface
High Pass Filter
MBIAS
MIC
ADC
LINEI
0/+10/+20 dB
Handset
Hybrid
0/–6/–12/–18 dB
Prog Gain/
Attenuator
Headphone
DAC
Driver
SPKRR
SPKRL
LINEO
RESET
0/–6/–12/–18 dB
Prog Gain/
Attenuator
HDST
Rev. 1.1 6/00
Copyright © 2000 by Silicon Laboratories
Si3000-DS11
Si3000
T
A B L E
Section
OF
C
ONTENTS
Page
4
14
14
14
14
14
15
15
15
15
17
18
19
19
20
30
31
36
Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Analog Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Pre-amp/Microphone Bias Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Programmable Input Gain/Attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Analog Outputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Programmable Output Gain/Attenuation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Line Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Speaker Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Digital Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Clock Generation Subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Loopback Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Reducing Power-on Pop Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Rev. 1.1
3
S i3 00 0
Electrical Specifications
Table 1. Recommended Operating Conditions
Parameter
Ambient Temperature
Si3000 Supply Voltage, Analog
2
Si3000 Supply Voltage, Digital
2,3
Symbol
T
A
V
A
V
D
Test Condition
K-grade
Min
1
0
3.0
3.0
Typ
25
3.3/5.0
3.3/5.0
Max
1
70
5.25
5.25
Unit
°C
V
V
Notes:
1.
All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions.
Typical values apply at nominal supply voltages and an operating temperature of 25°C unless otherwise stated.
2.
The digital supply, V
D,
and analog supply, V
A,
can operate from either 3.3 V or 5.0 V. The Si3000 supports interface to
3.3 V logic when operating from 3.3 V. V
D
must be within 0.6 V of V
A
.
3.
The Si3000 specifications are guaranteed using the typical application circuit (including component tolerance) of
Figure 13.
Table 2. DC Characteristics, V
A
/V
D
= 5 V
(V
A
= 5 V ±5%, V
D
= 5 V ±5%, T
A
= 0 to 70°C for K-grade)
Parameter
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
Low Level Output Voltage
Input Leakage Current
Power Supply Current, Analog
1
Power Supply Current, Digital
2
Total Supply Current, Sleep Mode
3
Symbol
V
IH
V
IL
V
OH
V
OL
I
L
I
A
I
D
Test Condition
Min
3.5
—
Typ
—
—
—
—
—
6.5
10
—
Max
—
0.8
—
0.4
10
10
15
1.5
Unit
V
V
V
V
µA
mA
mA
mA
I
O
= –2 mA
I
O
= 2 mA
V
A
pin
V
D
pin
3.5
—
–10
—
—
—
Notes:
1.
No loads at DAC outputs, no load at MBIAS, Fs=12.5 kHz.
2.
Slave mode operation, Fs = 12.5 kHz.
3.
All inputs, except MCLK, are held static, and all outputs are unloaded.
Table 3. DC Characteristics, V
A
/V
D
= 3.3 V
(V
A
= 3.3 V ±10%, V
D
= 3.3 V ±10%, T
A
= 0°C to 70°C for K-grade)
Parameter
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
Low Level Output Voltage
Input Leakage Current
Power Supply Current, Analog
Power Supply Current, Digital
2
Total Supply Current, Sleep Mode
3
Notes:
1.
No loads at DAC outputs, no load at MBIAS, Fs=12.5 kHz.
2.
Slave mode operation, Fs = 12.5 kHz.
3.
All inputs, except MCLK, are held static, and all outputs are unloaded.
Symbol
V
IH
V
IL
V
OH
V
OL
I
L
I
A
I
D
V
A
pin
V
D
pin
I
O
= –2 mA
I
O
= 2 mA
Test Condition
Min
2.4
—
2.4
—
–10
—
—
—
Typ
—
—
—
—
—
6
6
—
Max
—
0.8
—
0.35
10
10
10
1.5
Unit
V
V
V
V
µA
mA
mA
mA
4
Rev. 1.1
Si3000
Table 4. AC Characteristics
(V
A
, V
D
= 5 V ±5% or 3.3 V ±10%, T
A
= 0°C to 70°C for K-grade)
Parameter
ADC Resolution
ADC Dynamic Range
1,2
ADC Total Harmonic Distortion
3
V
A
, V
D
= 3.3 V ±10%
ADC Total Harmonic Distortion
3
V
A
, V
D
= 5 V ±5%
ADC Full Scale Level (0 dB gain)
4
ADC Programmable Input Gain
ADC Input Gain Step Size
ADC Freq Response
5
ADC Freq Response
5
ADC Freq Response
Line In Preamp Gain
Mic In Preamp Gain
ADC Input Resistance
ADC Input Capacitance
ADC Gain Drift
DAC Resolution
DAC Dynamic Range
1,2
DAC Total Harmonic Distortion
3
V
A
, V
D
= 3.3 V ±10%
DACDR
DACTHD
VIN = 1 kHz, –6 dB
VIN=1 kHz,–6 dB,LINEO,600
Ω
VIN=1 kHz,–6 dB, SPKR, 60
Ω
VIN=1 kHz,–6 dB, HDST, 600
Ω
DAC Total Harmonic Distortion
3
V
A
, V
D
= 5 V ±5%
DACTHD
VIN=1 kHz,–3 dB,LINEO,600
Ω
VIN=1 kHz,–3 dB, SPKR, 60
Ω
VIN=1 kHz,–3 dB, HDST, 600
Ω
DAC Full Scale Level (0 dB gain)
DAC Programmable Output Gain
V
RX
A
T
VIN = 1 kHz
0 dB Preamp Gain
F
RR
F
RR
F
RR
Low –3 dB corner
300 Hz
3400 Hz
V
RX
ADCTHD
ADCDR
ADCTHD
VIN = 1 kHz, –3 dB
VIN = 1 kHz, –3 dB, MIC/LINEI
VIN = 1 kHz, –3 dB, HDST
VIN = 1 kHz, –3 dB, MIC/LINEI
VIN = 1 kHz, –3 dB, HDST
Vin = 1 kHz
Symbol
Test Condition
Min
—
80
—
—
—
—
—
–36
—
—
–0.1
–0.2
—
—
—
—
—
—
80
—
—
—
—
—
—
—
–36
Typ
16
84
–80
–80
–80
–80
1
—
1.5
33
—
—
0/10/20
0/10/20/
30
20
15
0.002
16
84
–76
–72
–80
–76
–72
–80
1
—
Max
—
—
–62
–62
–76
–71
—
12
—
—
0
0
—
—
—
—
—
—
—
–60
–60
–70
–65
–65
–76
—
12
V
rms
dB
dB
V
rms
dB
dB
Hz
dB
dB
dB
dB
kΩ
pF
dB/°C
Bits
dB
dB
dB
Unit
Bits
dB
dB
Notes:
1.
DR = VIN + 20 log (RMS signal/RMS noise). Measurement bandwidth is 300 to 3400 Hz. Valid sample rate ranges
between 4000 and 12000 Hz.
2.
0 dB setting for analog and digital attenuation/gain.
3.
THD = 20 log (RMS distortion/RMS signal). Valid sample rate ranges between 4000 and 12000 Hz.
4.
At 0dB gain setting, 1 V
rms
input corresponds to -1.5 dB of full scale digital output code.
5.
These characteristics are determined by external components. See Figure 13.
6.
With a 600
Ω
load. Output starts clipping with half of full scale digital input, which corresponds to a 0.5 V
rms
output.
Rev. 1.1
5
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
