电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CD4011BCM

产品描述与非门 IC 4 通道 14-SOIC
产品类别半导体    逻辑集成电路   
文件大小117KB,共9页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 详细参数 全文预览

CD4011BCM在线购买

供应商 器件名称 价格 最低购买 库存  
CD4011BCM - - 点击查看 点击购买

CD4011BCM概述

与非门 IC 4 通道 14-SOIC

CD4011BCM规格参数

参数名称属性值
类别
厂商名称ON Semiconductor(安森美)
系列4000B
包装管件
逻辑类型与非门
电路数4
输入数2
电压 - 供电3V ~ 15V
电流 - 静态(最大值)1 µA
电流 - 输出高、低3.4mA,3.4mA
逻辑电平 - 低1.5V ~ 4V
逻辑电平 - 高3.5V ~ 11V
不同 V、最大 CL 时最大传播延迟70ns @ 15V,50pF
工作温度-55°C ~ 125°C
安装类型表面贴装型
供应商器件封装14-SOIC
封装/外壳14-SOIC(0.154",3.90mm 宽)
基本产品编号CD4011

文档预览

下载PDF文档
CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate • Quad 2-Input NAND Buffered B Series Gate
October 1987
Revised March 2002
CD4001BC/CD4011BC
Quad 2-Input NOR Buffered B Series Gate •
Quad 2-Input NAND Buffered B Series Gate
General Description
The CD4001BC and CD4011BC quad gates are monolithic
complementary MOS (CMOS) integrated circuits con-
structed with N- and P-channel enhancement mode tran-
sistors. They have equal source and sink current
capabilities and conform to standard B series output drive.
The devices also have buffered outputs which improve
transfer characteristics by providing very high gain.
All inputs are protected against static discharge with diodes
to V
DD
and V
SS
.
Features
s
Low power TTL:
Fan out of 2 driving 74L compatibility:
s
5V–10V–15V parametric ratings
s
Symmetrical output characteristics
s
Maximum input leakage 1
µ
A at 15V over full
temperature range
or 1 driving 74LS
Ordering Code:
Order Number
CD4001BCM
CD4001BCSJ
CD4001BCN
CD4011BCM
CD4011BCN
Package Number
M14A
M14D
N14A
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagrams
Pin Assignments for DIP, SOIC and SOP
CD4001BC
Pin Assignments for DIP and SOIC
CD4011BC
Top View
Top View
© 2002 Fairchild Semiconductor Corporation
DS005939
www.fairchildsemi.com

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 726  1776  484  2715  553  15  36  10  55  12 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved