Datasheet> 器件分类 > 半导体> 存储器> N25Q064A11EF640F TR

文档预览

N25Q064A11EF640F TR: 产品描述FLASH - NOR 存储器 IC 64Mbit SPI 108 MHz 8-VDFPN（6x5）（MLP8）; 产品类别半导体存储器; 文件大小1001KB，共79页; 制造商Micron Technology; 官网地址http://www.mdtic.com.tw/; 标准

下载文档详细参数全文预览

N25Q064A11EF640F TR概述

FLASH - NOR 存储器 IC 64Mbit SPI 108 MHz 8-VDFPN（6x5）（MLP8）

N25Q064A11EF640F TR规格参数

参数名称	属性值
类别
厂商名称	Micron Technology
包装	卷带（TR）
存储器类型	非易失
存储器格式	闪存
技术	FLASH - NOR
存储容量	64Mbit
存储器组织	16M x 4
存储器接口	SPI
时钟频率	108 MHz
写周期时间 - 字，页	8ms，5ms
电压 - 供电	1.7V ~ 2V
工作温度	-40°C ~ 85°C（TA）
安装类型	表面贴装型
封装/外壳	8-VDFN 裸露焊盘
供应商器件封装	8-VDFPN（6x5）（MLP8）
基本产品编号	N25Q064A11

文档预览

下载PDF文档

全文
预览

64Mb, 1.8V, Multiple I/O Serial Flash Memory

Features

Micron Serial NOR Flash Memory

1.8V, Multiple I/O, 4KB Sector Erase

N25Q064A

Features

•

SPI-compatible serial bus interface

108 MHz (MAX) clock frequency

1.7–2.0V single supply voltage

Dual/quad I/O instruction provides increased

throughput up to 432 MHz

Supported protocols

– Extended SPI, dual I/O, and quad I/O

Execute-in-place (XIP) mode for all three protocols

– Configurable via volatile or nonvolatile registers

– Enables memory to work in XIP mode directly af-

ter power-on

PROGRAM/ERASE SUSPEND operations

Continuous read of entire memory via a single com-

mand

– Fast read

– Quad or dual output fast read

– Quad or dual I/O fast read

Flexible to fit application

– Configurable number of dummy cycles

– Output buffer configurable

Software reset

64-byte, user-lockable, one-time programmable

(OTP) dedicated area

Erase capability

– Subsector erase 4KB uniform granularity blocks

– Sector erase 64KB uniform granularity blocks

– Full-chip erase

• Write protection

– Software write protection applicable to every

64KB sector via volatile lock bit

– Hardware write protection: protected area size

defined by five nonvolatile bits (BP0, BP1, BP2,

BP3, and TB)

– Additional smart protections, available upon re-

quest

• Electronic signature

– JEDEC-standard 2-byte signature (BB17h)

– Unique ID code (UID): 17 read-only bytes, in-

cluding:

• Two additional extended device ID (EDID)

bytes to identify device factory options

• Customized factory data (14 bytes)

• Minimum 100,000 ERASE cycles per sector

• More than 20 years data retention

• Packages JEDEC standard, all RoHS compliant

– F6 = V-PDFN-8 6mm x 5mm (MLP8 6mm x 5mm)

– F8 = V-PDFN-8 8mm x 6mm (MLP8 8mm x 6mm)

– 12 = T-PBGA-24b05 6mm x 8mm

– SF = SOP2-16 300 mils body width (SO16W)

– SE = SOP2-8 208 mils body width (SO8W)

– 53 = XF-SCSP-8/2.93mm x 3.5mm (XFCSP)

•

PDF: 09005aef845665ea

n25q_64a_1_8v_65nm.pdf - Rev. J 4/16 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

64Mb, 1.8V, Multiple I/O Serial Flash Memory

Features

Contents

Device Description ........................................................................................................................................... 6

Features ....................................................................................................................................................... 6

Operating Protocols ...................................................................................................................................... 6

XIP Mode ..................................................................................................................................................... 6

Device Configurability .................................................................................................................................. 7

Signal Assignments ........................................................................................................................................... 8

Signal Descriptions ......................................................................................................................................... 11

Memory Organization .................................................................................................................................... 13

Memory Configuration and Block Diagram .................................................................................................. 13

Memory Map – 64Mb Density ......................................................................................................................... 14

Device Protection ........................................................................................................................................... 15

Serial Peripheral Interface Modes .................................................................................................................... 17

SPI Protocols .................................................................................................................................................. 19

Nonvolatile and Volatile Registers ................................................................................................................... 20

Status Register ............................................................................................................................................ 21

Nonvolatile and Volatile Configuration Registers .......................................................................................... 22

Enhanced Volatile Configuration Register .................................................................................................... 24

Flag Status Register ..................................................................................................................................... 25

Command Definitions .................................................................................................................................... 27

READ REGISTER and WRITE REGISTER Operations ........................................................................................ 29

READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 29

READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 29

READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 30

WRITE STATUS REGISTER Command ......................................................................................................... 30

WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 31

WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 31

READ LOCK REGISTER Command .............................................................................................................. 32

WRITE LOCK REGISTER Command ............................................................................................................ 33

CLEAR FLAG STATUS REGISTER Command ................................................................................................ 34

READ IDENTIFICATION Operations ............................................................................................................... 35

READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 35

READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 36

READ MEMORY Operations ............................................................................................................................ 39

PROGRAM Operations .................................................................................................................................... 43

WRITE Operations .......................................................................................................................................... 47

WRITE ENABLE Command ......................................................................................................................... 47

WRITE DISABLE Command ........................................................................................................................ 47

ERASE Operations .......................................................................................................................................... 49

SUBSECTOR ERASE Command ................................................................................................................... 49

SECTOR ERASE Command ......................................................................................................................... 49

BULK ERASE Command ............................................................................................................................. 50

PROGRAM/ERASE SUSPEND Command ..................................................................................................... 51

PROGRAM/ERASE RESUME Command ...................................................................................................... 53

RESET Operations .......................................................................................................................................... 54

RESET ENABLE and RESET MEMORY Command ........................................................................................ 54

RESET Conditions ...................................................................................................................................... 54

ONE TIME PROGRAMMABLE Operations ....................................................................................................... 55

READ OTP ARRAY Command ...................................................................................................................... 55

PROGRAM OTP ARRAY Command .............................................................................................................. 55

XIP Mode ....................................................................................................................................................... 57

PDF: 09005aef845665ea

n25q_64a_1_8v_65nm.pdf - Rev. J 4/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

64Mb, 1.8V, Multiple I/O Serial Flash Memory

Features

Activate or Terminate XIP Using Volatile Configuration Register ...................................................................

Activate or Terminate XIP Using Nonvolatile Configuration Register .............................................................

Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................

Terminating XIP After a Controller and Memory Reset .................................................................................

Power-Up and Power-Down ............................................................................................................................

Power-Up and Power-Down Requirements ..................................................................................................

Power Loss Rescue Sequence ......................................................................................................................

AC Reset Specifications ...................................................................................................................................

Absolute Ratings and Operating Conditions .....................................................................................................

DC Characteristics and Operating Conditions ..................................................................................................

AC Characteristics and Operating Conditions ..................................................................................................

Package Dimensions .......................................................................................................................................

Part Number Ordering Information .................................................................................................................

Revision History .............................................................................................................................................

Rev. J – 10/2016 ..........................................................................................................................................

Rev. I – 10/2014 ..........................................................................................................................................

Rev. H – 01/2014 .........................................................................................................................................

Rev. G – 04/2013 .........................................................................................................................................

Rev. F – 01/2013 ..........................................................................................................................................

Rev. E – 06/2012 ..........................................................................................................................................

Rev. D – 02/2012 .........................................................................................................................................

Rev. C – 09/2011 .........................................................................................................................................

Rev. B – 07/2011 .........................................................................................................................................

Rev. A – 11/2010 ..........................................................................................................................................

PDF: 09005aef845665ea

n25q_64a_1_8v_65nm.pdf - Rev. J 4/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

64Mb, 1.8V, Multiple I/O Serial Flash Memory

Features

List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 7

Figure 2: 8-Pin, VDFPN8 - MLP8 and SOP2 - SO8W (Top View) .......................................................................... 8

Figure 3: 16-Pin, Plastic Small Outline – SO16 (Top View) .................................................................................. 8

Figure 4: 24-Ball TBGA (Balls Down) ................................................................................................................ 9

Figure 5: 12-Ball QGGS, 4 x 6 (Balls Down) ...................................................................................................... 10

Figure 6: Block Diagram ................................................................................................................................ 13

Figure 7: Bus Master and Memory Devices on the SPI Bus ............................................................................... 18

Figure 8: SPI Modes ....................................................................................................................................... 18

Figure 9: Internal Configuration Register ........................................................................................................ 20

Figure 10: READ REGISTER Command .......................................................................................................... 29

Figure 11: WRITE REGISTER Command ......................................................................................................... 31

Figure 12: READ LOCK REGISTER Command ................................................................................................. 33

Figure 13: WRITE LOCK REGISTER Command ............................................................................................... 34

Figure 14: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 36

Figure 15: READ Command ........................................................................................................................... 40

Figure 16: FAST READ Command ................................................................................................................... 40

Figure 17: DUAL OUTPUT FAST READ ........................................................................................................... 41

Figure 18: DUAL INPUT/OUTPUT FAST READ Command .............................................................................. 41

Figure 19: QUAD OUTPUT FAST READ Command ......................................................................................... 42

Figure 20: QUAD INPUT/OUTPUT FAST READ Command ............................................................................. 42

Figure 21: PAGE PROGRAM Command .......................................................................................................... 44

Figure 22: DUAL INPUT FAST PROGRAM Command ...................................................................................... 44

Figure 23: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 45

Figure 24: QUAD INPUT FAST PROGRAM Command ..................................................................................... 45

Figure 25: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 46

Figure 26: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 48

Figure 27: SUBSECTOR and SECTOR ERASE Command .................................................................................. 50

Figure 28: BULK ERASE Command ................................................................................................................ 51

Figure 29: RESET ENABLE and RESET MEMORY Command ........................................................................... 54

Figure 30: READ OTP Command .................................................................................................................... 55

Figure 31: PROGRAM OTP Command ............................................................................................................ 56

Figure 32: XIP Mode Directly After Power-On .................................................................................................. 57

Figure 33: Power-Up Timing .......................................................................................................................... 59

Figure 34: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 62

Figure 35: Reset Enable ................................................................................................................................. 62

Figure 36: Serial Input Timing ........................................................................................................................ 62

Figure 37: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 63

Figure 38: Hold Timing .................................................................................................................................. 63

Figure 39: Output Timing .............................................................................................................................. 64

Figure 40: V

PPH

Timing .................................................................................................................................. 64

Figure 41: AC Timing Input/Output Reference Levels ...................................................................................... 66

Figure 42: V-PDFN-8 6mm x 5mm (MLP8) – Package Code: F6 ........................................................................ 70

Figure 43: V-PDFN-8 8mm x 6mm (MLP8) – Package Code: F8 ........................................................................ 71

Figure 44: T-PBGA-240b05 6mm x 8mm – Package Code: 12 ............................................................................ 72

Figure 45: SOP2-16 (300 mils body width) – Package Code: SF ......................................................................... 73

Figure 46: SOP2-8 (208 mils body width) – Package Code: SE ........................................................................... 74

Figure 47: XF-SCSP-8/2.93mm x 3.5mm – Package Code: 53 ............................................................................ 75

PDF: 09005aef845665ea

n25q_64a_1_8v_65nm.pdf - Rev. J 4/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

64Mb, 1.8V, Multiple I/O Serial Flash Memory

Features

List of Tables

Table 1: Signal Descriptions ...........................................................................................................................

Table 2: Sectors[127:0] ...................................................................................................................................

Table 3: Data Protection using Device Protocols .............................................................................................

Table 4: Memory Sector Protection Truth Table ..............................................................................................

Table 5: Protected Area Sizes – Upper Area .....................................................................................................

Table 6: Protected Area Sizes – Lower Area ......................................................................................................

Table 7: SPI Modes ........................................................................................................................................

Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................

Table 9: Status Register Bit Definitions ...........................................................................................................

Table 10: Nonvolatile Configuration Register Bit Definitions ...........................................................................

Table 11: Volatile Configuration Register Bit Definitions ..................................................................................

Table 12: Sequence of Bytes During Wrap .......................................................................................................

Table 13: Supported Clock Frequencies ..........................................................................................................

Table 14: Enhanced Volatile Configuration Register Bit Definitions ..................................................................

Table 15: Flag Status Register Bit Definitions ..................................................................................................

Table 16: Command Set .................................................................................................................................

Table 17: Lock Register ..................................................................................................................................

Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands .......................................

Table 19: Read ID Data Out ............................................................................................................................

Table 20: Extended Device ID, First Byte .........................................................................................................

Table 21: Serial Flash Discovery Parameter – Header Structure ........................................................................

Table 22: Parameter ID ..................................................................................................................................

Table 23: Command/Address/Data Lines for READ MEMORY Commands .......................................................

Table 24: Data/Address Lines for PROGRAM Commands ................................................................................

Table 25: Suspend Parameters .......................................................................................................................

Table 26: Operations Allowed/Disallowed During Device States ......................................................................

Table 27: Reset Command Set ........................................................................................................................

Table 28: OTP Control Byte (Byte 64) ..............................................................................................................

Table 29: XIP Confirmation Bit .......................................................................................................................

Table 30: Effects of Running XIP in Different Protocols ....................................................................................

Table 31: Power-Up Timing and V

Threshold ...............................................................................................

Table 32: AC RESET Conditions ......................................................................................................................

Table 33: Absolute Ratings .............................................................................................................................

Table 34: Operating Conditions ......................................................................................................................

Table 35: Input/Output Capacitance ..............................................................................................................

Table 36: AC Timing Input/Output Conditions ...............................................................................................

Table 37: DC Current Characteristics and Operating Conditions ......................................................................

Table 38: DC Voltage Characteristics and Operating Conditions ......................................................................

Table 39: AC Characteristics and Operating Conditions ...................................................................................

Table 40: Part Number Information ................................................................................................................

Table 41: Package Details ...............................................................................................................................

PDF: 09005aef845665ea

n25q_64a_1_8v_65nm.pdf - Rev. J 4/16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

N25Q064A11EF640F TR

N25Q064A11EF640F TR概述

N25Q064A11EF640F TR规格参数

文档预览

推荐资源