电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MT48H8M16LFB4-6:K TR

产品描述SDRAM - 移动 LPSDR 存储器 IC 128Mb(8M x 16) 并联 166 MHz 5 ns 54-VFBGA(8x8)
产品类别半导体    存储器   
文件大小2MB,共86页
制造商Micron Technology
官网地址http://www.mdtic.com.tw/
标准
下载文档 详细参数 全文预览

MT48H8M16LFB4-6:K TR概述

SDRAM - 移动 LPSDR 存储器 IC 128Mb(8M x 16) 并联 166 MHz 5 ns 54-VFBGA(8x8)

MT48H8M16LFB4-6:K TR规格参数

参数名称属性值
类别
厂商名称Micron Technology
包装卷带(TR)
存储器类型易失
存储器格式DRAM
技术SDRAM - 移动 LPSDR
存储容量128Mb(8M x 16)
存储器接口并联
写周期时间 - 字,页15ns
电压 - 供电1.7V ~ 1.95V
工作温度0°C ~ 70°C(TA)
安装类型表面贴装型
封装/外壳54-VFBGA
供应商器件封装54-VFBGA(8x8)
时钟频率166 MHz
访问时间5 ns
基本产品编号MT48H8M16

文档预览

下载PDF文档
128Mb: 8 Meg x 16, 4 Meg x 32 Mobile SDRAM
Features
Mobile Low-Power SDR SDRAM
MT48H8M16LF – 2 Meg x 16 x 4 banks
MT48H4M32LF – 1 Meg x 32 x 4 banks
Features
• V
DD
/V
DDQ
= 1.7–1.95V
• Fully synchronous; all signals registered on positive
edge of system clock
• Internal, pipelined operation; column address can
be changed every clock cycle
• 4 internal banks for concurrent operation
• Programmable burst lengths (BL): 1, 2, 4, 8, and con-
tinuous
• Auto precharge, includes concurrent auto precharge
• Auto refresh and self refresh modes
• LVTTL-compatible inputs and outputs
• On-chip temperature sensor to control self refresh
rate
• Partial-array self refresh (PASR)
• Deep power-down (DPD)
• Selectable output drive strength (DS)
• 64ms refresh period
Options
• V
DD
/V
DDQ
: 1.8V/1.8V
• Addressing
– Standard addressing option
• Configuration
– 8 Meg x 16 (2 Meg x 16 x 4 banks)
– 4 Meg x 32 (1 Meg x 32 x 4 banks)
• Plastic “green” packages
– 54-ball VFBGA (8mm x 8mm)
1
– 90-ball VFBGA (8mm x 13mm)
2
• Timing: cycle time
– 6ns at CL = 3
– 7.5ns at CL = 3
• Operating temperature range
– Commercial (0˚C to +70˚C)
– Industrial (–40˚C to +85˚C)
• Revision
Notes:
Marking
H
LF
8M16
4M32
B4
B5
-6
-75
None
IT
:K
1. Available only for x16 configuration.
2. Available only for x32 configuration.
Table 1: Configuration Addressing
Architecture
Number of banks
Bank address balls
Row address balls
Column address balls
8 Meg x 16
4
BA0, BA1
A[11:0]
A[8:0]
4 Meg x 32
4
BA0, BA1
A[11:0]
A[7:0]
Table 2: Key Timing Parameters
Speed
Grade
-6
-75
Note:
Clock Rate (MHz)
CL = 2
104
104
CL = 3
166
133
Access Time
CL = 2
8ns
8ns
CL = 3
5ns
5.4ns
1. CL = CAS (READ) latency
PDF: 09005aef832ff1ea
128mb_mobile_sdram_y35M.pdf - Rev. G 10/09 EN
1
Products and specifications discussed herein are subject to change by Micron without notice.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2008 Micron Technology, Inc. All rights reserved.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1721  605  2211  922  2683  35  13  45  19  55 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved