N25Q128A13ESEC0F TR,N25Q128A13ESEC0F TR pdf中文资料,N25Q128A13ESEC0F TR引脚图,N25Q128A13ESEC0F TR电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 存储器> N25Q128A13ESEC0F TR

N25Q128A13ESEC0F TR: 产品描述FLASH - NOR 存储器 IC 128Mb SPI 108 MHz 8-SOP2; 产品类别半导体存储器; 文件大小1MB，共83页; 制造商Micron Technology; 官网地址http://www.mdtic.com.tw/; 标准

下载文档详细参数全文预览

N25Q128A13ESEC0F TR概述

FLASH - NOR 存储器 IC 128Mb SPI 108 MHz 8-SOP2

N25Q128A13ESEC0F TR规格参数

参数名称	属性值
类别
厂商名称	Micron Technology
包装	卷带（TR）
存储器类型	非易失
存储器格式	闪存
技术	FLASH - NOR
存储容量	128Mb
存储器组织	32M x 4
存储器接口	SPI
时钟频率	108 MHz
写周期时间 - 字，页	8ms，5ms
电压 - 供电	2.7V ~ 3.6V
工作温度	-40°C ~ 85°C（TA）
安装类型	表面贴装型
封装/外壳	8-SOIC（0.209"，5.30mm 宽）
供应商器件封装	8-SOP2
基本产品编号	N25Q128A13

文档预览

下载PDF文档

全文
预览

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

Micron Serial NOR Flash Memory

3V, Multiple I/O, 4KB Sector Erase

N25Q128A

Features

•

SPI-compatible serial bus interface

108 MHz (MAX) clock frequency

2.7–3.6V single supply voltage

Dual/quad I/O instruction provides increased

throughput up to 432 MHz

Supported protocols

– Extended SPI, dual I/O, and quad I/O

Execute-in-place (XIP) mode for all three protocols

– Configurable via volatile or nonvolatile registers

– Enables memory to work in XIP mode directly af-

ter power-on

PROGRAM/ERASE SUSPEND operations

Continuous read of entire memory via a single com-

mand

– Fast read

– Quad or dual output fast read

– Quad or dual I/O fast read

Flexible to fit application

– Configurable number of dummy cycles

– Output buffer configurable

Software reset

64-byte, user-lockable, one-time programmable

(OTP) dedicated area

Erase capability

– Subsector erase 4KB uniform granularity blocks

– Sector erase 64KB uniform granularity blocks

– Full-chip erase

• Write protection

– Software write protection applicable to every

64KB sector via volatile lock bit

– Hardware write protection: protected area size

defined by five nonvolatile bits (BP0, BP1, BP2,

BP3, and TB)

– Additional smart protections, available upon re-

quest

• Electronic signature

– JEDEC-standard 2-byte signature (BA18h)

– Unique ID code (UID): 17 read-only bytes, in-

cluding:

• Two additional extended device ID (EDID)

bytes to identify device factory options

• Customized factory data (14 bytes)

• Minimum 100,000 ERASE cycles per sector

• More than 20 years data retention

• Packages JEDEC standard, all RoHS compliant

– F7 = V-PDFN-8 6mm x 5mm Sawn (MLP8 6mm x

5mm)

– F8 = V-PDFN-8 8mm x 6mm (MLP8 8mm x 6mm)

– 12 = T-PBGA-24b05 6mm x 8mm

– 14 = T-PBGA-24b05 6mm x 8mm, 4x6 ball array

– SF = SOP2-16 300 mils body width (SO16W)

– SE = SOP2-8 208 mils body width (SO8W)

•

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

Contents

Important Notes and Warnings ......................................................................................................................... 6

Device Description ........................................................................................................................................... 7

Features ....................................................................................................................................................... 7

Operating Protocols ...................................................................................................................................... 7

XIP Mode ..................................................................................................................................................... 7

Device Configurability .................................................................................................................................. 8

Signal Assignments ........................................................................................................................................... 9

Signal Descriptions ......................................................................................................................................... 11

Memory Organization .................................................................................................................................... 13

Memory Configuration and Block Diagram .................................................................................................. 13

Memory Map – 128Mb Density ....................................................................................................................... 14

Device Protection ........................................................................................................................................... 15

Serial Peripheral Interface Modes .................................................................................................................... 17

SPI Protocols .................................................................................................................................................. 20

Nonvolatile and Volatile Registers ................................................................................................................... 21

Status Register ............................................................................................................................................ 22

Nonvolatile and Volatile Configuration Registers .......................................................................................... 23

Enhanced Volatile Configuration Register .................................................................................................... 26

Flag Status Register ..................................................................................................................................... 27

Command Definitions .................................................................................................................................... 29

READ REGISTER and WRITE REGISTER Operations ........................................................................................ 31

READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 31

READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 31

READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 32

WRITE STATUS REGISTER Command ......................................................................................................... 32

WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 33

WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 33

READ LOCK REGISTER Command .............................................................................................................. 34

WRITE LOCK REGISTER Command ............................................................................................................ 35

CLEAR FLAG STATUS REGISTER Command ................................................................................................ 36

READ IDENTIFICATION Operations ............................................................................................................... 37

READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 37

READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 38

READ MEMORY Operations ............................................................................................................................ 41

PROGRAM Operations .................................................................................................................................... 45

WRITE Operations .......................................................................................................................................... 49

WRITE ENABLE Command ......................................................................................................................... 49

WRITE DISABLE Command ........................................................................................................................ 49

ERASE Operations .......................................................................................................................................... 51

SUBSECTOR ERASE Command ................................................................................................................... 51

SECTOR ERASE Command ......................................................................................................................... 51

BULK ERASE Command ............................................................................................................................. 52

PROGRAM/ERASE SUSPEND Command ..................................................................................................... 53

PROGRAM/ERASE RESUME Command ...................................................................................................... 55

ONE TIME PROGRAMMABLE Operations ....................................................................................................... 56

READ OTP ARRAY Command ...................................................................................................................... 56

PROGRAM OTP ARRAY Command .............................................................................................................. 56

XIP Mode ....................................................................................................................................................... 58

Activate or Terminate XIP Using Volatile Configuration Register ................................................................... 58

Activate or Terminate XIP Using Nonvolatile Configuration Register ............................................................. 58

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................

Terminating XIP After a Controller and Memory Reset .................................................................................

Power-Up and Power-Down ............................................................................................................................

Power-Up and Power-Down Requirements ..................................................................................................

Power Loss Rescue Sequence ......................................................................................................................

AC Reset Specifications ...................................................................................................................................

Absolute Ratings and Operating Conditions .....................................................................................................

DC Characteristics and Operating Conditions ..................................................................................................

AC Characteristics and Operating Conditions – Standard .................................................................................

AC Characteristics and Operating Conditions – Enhanced ................................................................................

Package Dimensions .......................................................................................................................................

Part Number Ordering Information .................................................................................................................

Revision History .............................................................................................................................................

Rev. T – 02/2018 ..........................................................................................................................................

Rev. S – 11/2014 ..........................................................................................................................................

Rev. R - 07/2014 ..........................................................................................................................................

Rev. Q – 05/2014 .........................................................................................................................................

Rev. P – 06/2013 ..........................................................................................................................................

Rev. O – 04/2013 .........................................................................................................................................

Rev. N – 01/2013 .........................................................................................................................................

Rev. M – 07/2012 ........................................................................................................................................

Rev. L – 06/2012 ..........................................................................................................................................

Rev. K – 02/2012 .........................................................................................................................................

Rev. J – 12/2011 ..........................................................................................................................................

Rev. I – 10/2011 ..........................................................................................................................................

Rev. H – 08/2011 .........................................................................................................................................

Rev. G – 08/2011 .........................................................................................................................................

Rev. F – 02/2011 ..........................................................................................................................................

Rev. E – 01/2011 ..........................................................................................................................................

Rev. D – 10/2010 .........................................................................................................................................

Rev. C – 02/2010 .........................................................................................................................................

Rev. B – 05/2009 .........................................................................................................................................

Rev. A – 01/2009 ..........................................................................................................................................

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 8

Figure 2: 8-Pin, VDFPN8 – MLP8 and SOP2 – SO8W (Top View) ......................................................................... 9

Figure 3: 16-Pin, Plastic Small Outline – SO16 (Top View) .................................................................................. 9

Figure 4: 24-Ball TBGA (Balls Down) .............................................................................................................. 10

Figure 5: 24-Ball TBGA , 4x6 (Balls Down) ....................................................................................................... 10

Figure 6: Block Diagram ................................................................................................................................ 13

Figure 7: Bus Master and Memory Devices on the SPI Bus ............................................................................... 18

Figure 8: Bus Master and Memory Devices on the SPI Bus ............................................................................... 19

Figure 9: SPI Modes ....................................................................................................................................... 19

Figure 10: Internal Configuration Register ...................................................................................................... 21

Figure 11: READ REGISTER Command .......................................................................................................... 31

Figure 12: WRITE REGISTER Command ......................................................................................................... 33

Figure 13: READ LOCK REGISTER Command ................................................................................................. 35

Figure 14: WRITE LOCK REGISTER Command ............................................................................................... 36

Figure 15: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 38

Figure 16: READ Command ........................................................................................................................... 42

Figure 17: FAST READ Command ................................................................................................................... 42

Figure 18: DUAL OUTPUT FAST READ ........................................................................................................... 43

Figure 19: DUAL INPUT/OUTPUT FAST READ Command .............................................................................. 43

Figure 20: QUAD OUTPUT FAST READ Command ......................................................................................... 44

Figure 21: QUAD INPUT/OUTPUT FAST READ Command ............................................................................. 44

Figure 22: PAGE PROGRAM Command .......................................................................................................... 46

Figure 23: DUAL INPUT FAST PROGRAM Command ...................................................................................... 46

Figure 24: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 47

Figure 25: QUAD INPUT FAST PROGRAM Command ..................................................................................... 47

Figure 26: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 48

Figure 27: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 50

Figure 28: SUBSECTOR and SECTOR ERASE Command .................................................................................. 52

Figure 29: BULK ERASE Command ................................................................................................................ 53

Figure 30: READ OTP Command .................................................................................................................... 56

Figure 31: PROGRAM OTP Command ............................................................................................................ 57

Figure 32: XIP Mode Directly After Power-On .................................................................................................. 58

Figure 33: Power-Up Timing .......................................................................................................................... 60

Figure 34: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 63

Figure 35: Reset Enable ................................................................................................................................. 63

Figure 36: Serial Input Timing ........................................................................................................................ 63

Figure 37: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 64

Figure 38: Hold Timing .................................................................................................................................. 65

Figure 39: Output Timing .............................................................................................................................. 66

Figure 40: V

PPH

Timing .................................................................................................................................. 66

Figure 41: AC Timing Input/Output Reference Levels ...................................................................................... 68

Figure 42: V-PDFN-8 6mm x 5mm Sawn (MLP8) – Package Code: F7 ................................................................ 73

Figure 43: V-PDFN-8 8mm x 6mm (MLP8) – Package Code: F8 ........................................................................ 74

Figure 44: T-PBGA-24b05 6mm x 8mm – Package Code: 12 .............................................................................. 75

Figure 45: T-PBGA-24b05 6mm x 8mm – Package Code: 14 .............................................................................. 76

Figure 46: SOP2-16 (300 mils body width) – Package Code: SF ......................................................................... 77

Figure 47: SOP2-8 (208 mils body width) – Package Code: SE ........................................................................... 78

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

List of Tables

Table 1: Signal Descriptions ...........................................................................................................................

Table 2: Sectors[255:0] ...................................................................................................................................

Table 3: Data Protection using Device Protocols .............................................................................................

Table 4: Memory Sector Protection Truth Table ..............................................................................................

Table 5: Protected Area Sizes – Upper Area .....................................................................................................

Table 6: Protected Area Sizes – Lower Area ......................................................................................................

Table 7: SPI Modes ........................................................................................................................................

Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................

Table 9: Status Register Bit Definitions ...........................................................................................................

Table 10: Nonvolatile Configuration Register Bit Definitions ...........................................................................

Table 11: Volatile Configuration Register Bit Definitions ..................................................................................

Table 12: Sequence of Bytes During Wrap .......................................................................................................

Table 13: Supported Clock Frequencies ..........................................................................................................

Table 14: Enhanced Volatile Configuration Register Bit Definitions ..................................................................

Table 15: Flag Status Register Bit Definitions ..................................................................................................

Table 16: Command Set .................................................................................................................................

Table 17: Lock Register ..................................................................................................................................

Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands .......................................

Table 19: Read ID Data Out ............................................................................................................................

Table 20: Extended Device ID, First Byte .........................................................................................................

Table 21: Serial Flash Discovery Parameter – Header Structure ........................................................................

Table 22: Parameter ID ..................................................................................................................................

Table 23: Command/Address/Data Lines for READ MEMORY Commands .......................................................

Table 24: Data/Address Lines for PROGRAM Commands ................................................................................

Table 25: Suspend Parameters .......................................................................................................................

Table 26: Operations Allowed/Disallowed During Device States ......................................................................

Table 27: OTP Control Byte (Byte 64) ..............................................................................................................

Table 28: XIP Confirmation Bit .......................................................................................................................

Table 29: Effects of Running XIP in Different Protocols ....................................................................................

Table 30: Power-Up Timing and V

Threshold ...............................................................................................

Table 31: AC RESET Conditions ......................................................................................................................

Table 32: Absolute Ratings .............................................................................................................................

Table 33: Operating Conditions ......................................................................................................................

Table 34: Input/Output Capacitance ..............................................................................................................

Table 35: AC Timing Input/Output Conditions ...............................................................................................

Table 36: DC Current Characteristics and Operating Conditions ......................................................................

Table 37: DC Voltage Characteristics and Operating Conditions ......................................................................

Table 38: AC Characteristics and Operating Conditions – Standard Specifications ............................................

Table 39: AC Characteristics and Operating Conditions – Enhanced Specifications ..........................................

Table 40: Part Number Information ................................................................................................................

Table 41: Package Details ...............................................................................................................................

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

推荐资源

xilinx SDK环境下ucosII的移植吗: 有人在xilinx SDK环境下弄过ucosII的移植吗？？？小弟现在有一个问题想请教一下，启动一个ucos任务，在该任务中设置断点时，运行到断点就马上报错，死机，但是当我这个断点去掉后，代码能顺 ......; dogsun88 实时操作系统RTOS

小于 90mW 的超低待机功耗无辅助交流/直流电源参考设计: 小于 90mW 的超低待机功耗无辅助交流/直流电源参考设计。PMP21251 参考设计采用 UCC28056 CRM/DCM PFC 控制器、UCC256304 增强型 LLC 控制器和集成型驱动器，可利用通用交流输入提供 12V/1 ......; qwqwqw2088 模拟与混合信号

编程实例分享 mpu6050六轴传感器msp430驱动程序: #include #include"mpu6050.h" #include "USCI_A0.h" #include "IMU.h " /* * ======== BCSplus_graceInit ======== * Initialize MSP430 Basic Clock System */ void BCSplus_grac ......; fish001 微控制器 MCU

求问手动复位，谢谢大侠们！: 我在430的复位管脚设置了一个复位按键，如果系统运行过程中复位键被按下，系统就复位，备份数据清除。我想问怎么判断是否有复位键按下呢？是不是如下： while(1) { if(IFG1&BI ......; bestall100 微控制器 MCU

介绍一种串口设备联网的解决方法: 1.串口联网服务器的定义　　串口联网服务器顾名思义就是串口连接到网络的接口转化设备，由于串口一般包括RS-232/485/422，网络协议也指TCP/IP 协议，所以串口联网服务器也可以称为将RS-232/48 ......; syfl88 嵌入式系统

GPS在公路测量中的应用: 　1 GPS 测量简介　　全球定位系统(GPS) 是美国国防部主要为满足军事部门对海上、陆地和空中设施进行高精度导航和定位的要求而建立的。该系统从本世纪70 年代初开始设计、研制。GPS 具有全天 ......; bolibo123 测试/测量

CATV的智能校园广播/考试系统的设计

传统的广播系统，一般需要由人工定时操作，且只能实现一路广播，功能少，传统的打铃设备，音源单一，声音刺耳，随着学校教学改革的不断深入，这些电教设备已不能满足学校的要求和发展，根据学校的需求，笔者利用电脑多媒体技术和单片机技术，结合CATV系统设计出了智能校园广播/考试系统，该系统不仅可以实现多路调频广播，而且可以寻址广播，控制校园任一广播终端的功能操作，如广播开关、声音调节和频道切换等，同时广播终...[详细]
自制健康节能的饮水机

一、电路的组成整个电路包括两部分： 1．节电控制电路如下图所示。包括延时电路、驱动电路。 (1)延时电路。包括集成电路U1(CD4541)。电阻R2、R3、R4，电容C4，按钮S0、S1。 (2)驱动电路：由R1、晶体管Q1、继电器J1、二极管D1组成。 2．凉、热水分开及水位指示电路如下图所示。包括基准电压电路、水位比较电路、驱动电路。 (1)基准电压电路。由电阻R6、R8、R11...[详细]
基于超声探测的停车场车位引导系统的研究

1、引言随着停车需求的增长，停车场的规模也越来越趋于大型化。国内对智能停车场也进行了大量的研究，但目前我国的停车场管理系统大多还存在智能化、集成度低的缺点，忽视了停车过程的自动化，特别是车位的引导。如何检测车位和引导司机方便的泊车也是停车管理的重要组成部分，该方案通过对最短路径有效算法和场内车位引导。及现场总线通讯等方面进行阐述，对特大型智能自动化停车场的设计具有一定的参考价值。 2、...[详细]
Blackfin汇聚式处理器如何以可扩展性取胜

汇聚式处理器满足扩展性需求当前嵌入式系统设计中，基于MCU、DSP、FPGA及ASIC的解决方案占据了超过90%的市场份额，这些方案各自在成本、功耗、集成度以及开发环境支持上具有不同的特点，而单就设计的可扩展性而言，DSP通常能提供比竞争性解决方案更强大的处理能力，为功能扩展提供了足够的性能裕量，而且基于软件的实现方式具有无可比拟的灵活性和扩展性优势。近年来，随着主流的DSP提供商在...[详细]
VXI总线测试设计

引言在托卡马克等离子体物理放电过程中，破裂与据齿的研究具有重要的意义。在大多数托卡马克放电过程中都存在破裂与锯齿。破裂是一个值得注意的事件，其间等离子体的约束遭到严重的破坏，它不仅限制了等离子体的电流和密度的运行区域，而且它造成的机械应力和热负荷给等离子体容器壁带来严重损害。对破裂，目前在理论上仍缺乏详尽理解，大体上可将其分为低q破裂和密度极限破裂。利用村上（Murakami）参数作横...[详细]
基于LabVIEW的战斗机的应用

便携式数字数据采集系统（PDDAS）使用了LabVIEW实时模块和PXI，以控制风洞测试和采集记录来自128个不同通道的空气压力数据 "通过LabVIEW实时模块，可以在各种操作情况下获得采集空气压力数据及向风洞提供反馈控制信号所需的确定性响应时间。" – Dave Scheibenhoffer, G Systems 挑战: 用一个可采集、分析和存储来自下一代喷气式战斗机引擎设计的动...[详细]
交错式功率级--不再仅适用于降压转换器

引言对那些为最新式电脑中央处理器 (CPU) 提供动力的稳压模块 (VRM)，电源设计人员过去一直采用多相交错式降压转换器。上述 VRM 经过精心设计，可满足严格的 Pentium4 及 Athalon CPU 的稳压与瞬态要求。交错式降压转换器理想地适用于低电压、高电流应用，因为与标准降压转换器相比，它降低了输入电容器 RMS 电流与输出电容器的纹波电流，而且输出电容器组也较小。按照交错...[详细]
SURFnet, Opnext完成100Gbps相干传输实验

7/10/2012，Opnext和荷兰国家教育科研网SURFnet联合宣布完成阿姆斯特丹国家超级计算中心到日内瓦欧洲核子研究中心CERN的1650公里100Gbps相干现场传输实验。Opnext为实验提供了OTS-100FLX 100Gbps 数字相干子系统。该产品基于下一代的100Gbps单载波，软件判决FEC等先进技术。为了进一步演示传输系统的性能，光纤链路中还包括了多段高非线性光纤。实际上...[详细]
汽车电子满意度未如理想七成人仍愿为其付费

　　2011年年末，美国科技博客gigaom.com发表了一篇针对2011年的移动应用市场的回顾和关于2012年移动应用市场发展趋势的展望。文章指出在2012年的时候，语音控制呈爆炸式增长。这个结论主要源于2011年苹果iPhone4S引入的Siri技术，使得语音控制技术成为了业界关注的焦点。并且相信随着客户接受度的提高，到2012年会有更多的公司部署语音界面技术。NuanceCEO迈克·汤普森...[详细]
基于ARM920T的两种CAN总线扩展方式

1、引言随着工业控制系统逐步的自动化，现代化，现场总线控制系统得到越来越多的重视和应用，CAN总线是目前开发简单，性能价格比高的一种现场总线。相对其他现场总线而言，CAN通信控制器的生产厂家最多、品种最全、应用也最为广泛。基于现场总线控制系统智能化、复杂度的提高，作为现场总线的核心部件微处理器，传统的51芯片，甚至ARM7已经逐渐不能满足需要，ARM9成为合适的选择。但许多ARM9并没有集...[详细]
基于PROFIBUS的变频器在连铸切割机中的应用

1 引言济钢集团第三炼钢厂是济钢集团“十五”期间的重点投资项目，引进的是国内外一流的先进设备和自动化控制技术，其装备达到国内一流、国际先进水平。在转炉、连铸自动化控制体系中，根据现场总线的特点和系统的需要应用了多种总线（Profibus、ControlNet、Devicenet）构成的现场总线控制系统（FCS），这些总线控制系统给转炉、连铸系统提供了安全而可靠的解决方案。1#连铸...[详细]
苹果海外现金总量740亿美元超微软和高通之和

北京时间7月11日早间消息，穆迪投资者服务机构(以下简称“穆迪”)发布最新报告称，苹果在美国科技公司中所持有的海外现金总量最高，约为 740亿美元。这一数字超出微软和高通665亿美元的海外现金总量之和。苹果去年12月海外现金总量为640亿美元，2010年底为350亿美元。　　穆迪分析师理查德·莱恩(Richard Lane)在投资者报告中援引美国证券交易委员会(SEC)的监管文件以及穆迪...[详细]
中国应加强动力电池开发并完善交流充电标准

　　在6月26～27日深圳举行的第三届（2012）国际新能源汽车高峰论坛上，北汽福田汽车工程研究院副总工程师李峰分析了动力电池厂商开发时存在的普遍问题：　　①对整车系统及运行工况缺乏了解；②只把动力电池作为孤立的零部件开发；③很少考虑与整车系统之间的相互影响，导致了系统层级的问题；④系统安全设计不足，缺乏FEMA分析，ASIL等级过低。提高动力电池BMS软件能力　　对于市场现有动力电...[详细]
如何使便携产品产生空间音频

提示: .扬声器数量及其间距限制了便携立体声系统的声场。 .空间音频试图人工重新制造出真实世界里聆听声音的体验，或者建立一个并不实际存在的感官空间环境。 .使用HRTF（人头相关传输函数）信息，可以对双耳的声音做合成，使之仿佛来自聆听者所处空间中的任一点。 .声学波束形成功能使音波指向某个方向，而不是扬声器的典型辐射模式。 .通过一个扬声器阵列提供空间立体声，需要一种有效的串扰抑...[详细]
微软合作伙伴大会：今年目标售数百万台Surface

微软CEO鲍尔默：今年目标是售出数百万台Surface 微软CEO史蒂夫·鲍尔默在大会上发言。　　新浪科技讯北京时间7月10日凌晨消息，微软(微博)CEO史蒂夫·鲍尔默(Steve Ballmer)周一称，该公司将收购大型触摸屏显示器开发商Perceptive Pixel，后者创建至今已有六年，其客户包括有线电视网络CNN等。　　微软还称，该公司计划在10月份正式发布其旗舰产品...[详细]

器件捷径: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多