MT48LC32M16A2TG-75 IT:C TR,MT48LC32M16A2TG-75 IT:C TR pdf中文资料,MT48LC32M16A2TG-75 IT:C TR引脚图,MT48LC32M16A2TG-75 IT:C TR电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 存储器> MT48LC32M16A2TG-75 IT:C TR

MT48LC32M16A2TG-75 IT:C TR: 产品描述SDRAM 存储器 IC 512Mb（32M x 16）并联 133 MHz 5.4 ns 54-TSOP II; 产品类别半导体存储器; 文件大小1MB，共77页; 制造商Micron Technology; 官网地址http://www.mdtic.com.tw/

下载文档详细参数全文预览

MT48LC32M16A2TG-75 IT:C TR概述

SDRAM 存储器 IC 512Mb（32M x 16）并联 133 MHz 5.4 ns 54-TSOP II

MT48LC32M16A2TG-75 IT:C TR规格参数

参数名称	属性值
类别
厂商名称	Micron Technology
包装	卷带（TR）剪切带（CT）Digi-Reel®
存储器类型	易失
存储器格式	DRAM
技术	SDRAM
存储容量	512Mb（32M x 16）
存储器接口	并联
写周期时间 - 字，页	15ns
电压 - 供电	3V ~ 3.6V
工作温度	-40°C ~ 85°C（TA）
安装类型	表面贴装型
封装/外壳	54-TSOP（0.400"，10.16mm 宽）
供应商器件封装	54-TSOP II
时钟频率	133 MHz
访问时间	5.4 ns
基本产品编号	MT48LC32M16A2

文档预览

下载PDF文档

全文
预览

512Mb: x4, x8, x16 SDRAM

Features

SDR SDRAM

MT48LC128M4A2 – 32 Meg x 4 x 4 banks

MT48LC64M8A2 – 16 Meg x 8 x 4 banks

MT48LC32M16A2 – 8 Meg x 16 x 4 banks

Features

• PC100- and PC133-compliant

• Fully synchronous; all signals registered on positive

edge of system clock

• Internal, pipelined operation; column address can

be changed every clock cycle

• Internal banks for hiding row access/precharge

• Programmable burst lengths: 1, 2, 4, 8, or full page

• Auto precharge, includes concurrent auto precharge

and auto refresh modes

• Self refresh mode

• Auto refresh

– 64ms, 8192-cycle refresh (commercial and

industrial)

• LVTTL-compatible inputs and outputs

• Single 3.3V ±0.3V power supply

Options

• Configurations

– 128 Meg x 4 (32 Meg x 4 x 4 banks)

– 64 Meg x 8 (16 Meg x 8 x 4 banks)

– 32 Meg x 16 (8 Meg x 16 x 4 banks)

• Write recovery (

WR)

–

WR = 2 CLK

• Plastic package – OCPL

– 54-pin TSOP II (400 mil) (standard)

– 54-pin TSOP II (400 mil) Pb-free

• Timing – cycle time

– 7.5ns @ CL = 3 (PC133)

– 7.5ns @ CL = 2 (PC133)

• Self refresh

– Standard

– Low power

• Operating temperature range

– Commercial (0˚C to +70˚C)

– Industrial (–40˚C to +85˚C)

• Revision

Notes:

1. See technical note TN-48-05 on

Micron's Web site.

2. Off-center parting line.

3. Available on x4 and x8 only.

4. Contact Micron for availability.

Marking

128M4

64M8

32M16

-75

-7E

None

Table 1: Key Timing Parameters

CL = CAS (READ) latency

Speed Grade

-7E

-75

-7E

-75

Clock

Frequency

143 MHz

133 MHz

100 MHz

Access Time

CL = 2

–

5.4ns

6ns

CL = 3

5.4ns

–

Setup Time

1.5ns

Hold Time

0.8ns

PDF: 09005aef809bf8f3

512Mb_sdr.pdf - Rev. R 05/15 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

512Mb: x4, x8, x16 SDRAM

Features

Contents

General Description ......................................................................................................................................... 6

Functional Block Diagrams ............................................................................................................................... 7

Pin and Ball Assignments and Descriptions ..................................................................................................... 10

Package Dimensions ....................................................................................................................................... 12

Temperature and Thermal Impedance ............................................................................................................ 13

Electrical Specifications .................................................................................................................................. 15

Electrical Specifications – I

Parameters ........................................................................................................ 17

Electrical Specifications – AC Operating Conditions ......................................................................................... 18

Functional Description ................................................................................................................................... 21

Commands .................................................................................................................................................... 22

COMMAND INHIBIT .................................................................................................................................. 22

NO OPERATION (NOP) ............................................................................................................................... 23

LOAD MODE REGISTER (LMR) ................................................................................................................... 23

ACTIVE ...................................................................................................................................................... 23

READ ......................................................................................................................................................... 24

WRITE ....................................................................................................................................................... 25

PRECHARGE .............................................................................................................................................. 26

BURST TERMINATE ................................................................................................................................... 26

REFRESH ................................................................................................................................................... 27

AUTO REFRESH ..................................................................................................................................... 27

SELF REFRESH ....................................................................................................................................... 27

Truth Tables ................................................................................................................................................... 28

Initialization .................................................................................................................................................. 33

Mode Register ................................................................................................................................................ 35

Burst Length .............................................................................................................................................. 37

Burst Type .................................................................................................................................................. 37

CAS Latency ............................................................................................................................................... 39

Operating Mode ......................................................................................................................................... 39

Write Burst Mode ....................................................................................................................................... 39

Bank/Row Activation ...................................................................................................................................... 40

READ Operation ............................................................................................................................................. 41

WRITE Operation ........................................................................................................................................... 50

Burst Read/Single Write .............................................................................................................................. 57

PRECHARGE Operation .................................................................................................................................. 58

Auto Precharge ........................................................................................................................................... 58

AUTO REFRESH Operation ............................................................................................................................. 70

SELF REFRESH Operation ............................................................................................................................... 72

Power-Down .................................................................................................................................................. 74

Clock Suspend ............................................................................................................................................... 75

PDF: 09005aef809bf8f3

512Mb_sdr.pdf - Rev. R 05/15 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb: x4, x8, x16 SDRAM

Features

List of Figures

Figure 1: 128 Meg x 4 Functional Block Diagram ............................................................................................... 7

Figure 2: 64 Meg x 8 Functional Block Diagram ................................................................................................. 8

Figure 3: 32 Meg x 16 Functional Block Diagram ............................................................................................... 9

Figure 4: 54-Pin TSOP (Top View) .................................................................................................................. 10

Figure 5: 54-Pin Plastic TSOP (400 mil) – Package Codes TG/P ......................................................................... 12

Figure 6: Example: Temperature Test Point Location, 54-Pin TSOP (Top View) ................................................. 14

Figure 7: ACTIVE Command .......................................................................................................................... 23

Figure 8: READ Command ............................................................................................................................. 24

Figure 9: WRITE Command ........................................................................................................................... 25

Figure 10: PRECHARGE Command ................................................................................................................ 26

Figure 11: Initialize and Load Mode Register .................................................................................................. 34

Figure 12: Mode Register Definition ............................................................................................................... 36

Figure 13: CAS Latency .................................................................................................................................. 39

Figure 14: Example: Meeting

RCD (MIN) When 2 <

RCD (MIN)/

CK < 3 .......................................................... 40

Figure 15: Consecutive READ Bursts .............................................................................................................. 42

Figure 16: Random READ Accesses ................................................................................................................ 43

Figure 17: READ-to-WRITE ............................................................................................................................ 44

Figure 18: READ-to-WRITE With Extra Clock Cycle ......................................................................................... 45

Figure 19: READ-to-PRECHARGE .................................................................................................................. 45

Figure 20: Terminating a READ Burst ............................................................................................................. 46

Figure 21: Alternating Bank Read Accesses ..................................................................................................... 47

Figure 22: READ Continuous Page Burst ......................................................................................................... 48

Figure 23: READ – DQM Operation ................................................................................................................ 49

Figure 24: WRITE Burst ................................................................................................................................. 50

Figure 25: WRITE-to-WRITE .......................................................................................................................... 51

Figure 26: Random WRITE Cycles .................................................................................................................. 52

Figure 27: WRITE-to-READ ............................................................................................................................ 52

Figure 28: WRITE-to-PRECHARGE ................................................................................................................. 53

Figure 29: Terminating a WRITE Burst ............................................................................................................ 54

Figure 30: Alternating Bank Write Accesses ..................................................................................................... 55

Figure 31: WRITE – Continuous Page Burst ..................................................................................................... 56

Figure 32: WRITE – DQM Operation ............................................................................................................... 57

Figure 33: READ With Auto Precharge Interrupted by a READ ......................................................................... 59

Figure 34: READ With Auto Precharge Interrupted by a WRITE ........................................................................ 60

Figure 35: READ With Auto Precharge ............................................................................................................ 61

Figure 36: READ Without Auto Precharge ....................................................................................................... 62

Figure 37: Single READ With Auto Precharge .................................................................................................. 63

Figure 38: Single READ Without Auto Precharge ............................................................................................. 64

Figure 39: WRITE With Auto Precharge Interrupted by a READ ........................................................................ 65

Figure 40: WRITE With Auto Precharge Interrupted by a WRITE ...................................................................... 65

Figure 41: WRITE With Auto Precharge ........................................................................................................... 66

Figure 42: WRITE Without Auto Precharge ..................................................................................................... 67

Figure 43: Single WRITE With Auto Precharge ................................................................................................. 68

Figure 44: Single WRITE Without Auto Precharge ............................................................................................ 69

Figure 45: Auto Refresh Mode ........................................................................................................................ 71

Figure 46: Self Refresh Mode .......................................................................................................................... 73

Figure 47: Power-Down Mode ........................................................................................................................ 74

Figure 48: Clock Suspend During WRITE Burst ............................................................................................... 75

Figure 49: Clock Suspend During READ Burst ................................................................................................. 76

Figure 50: Clock Suspend Mode ..................................................................................................................... 77

PDF: 09005aef809bf8f3

512Mb_sdr.pdf - Rev. R 05/15 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb: x4, x8, x16 SDRAM

Features

List of Tables

Table 1: Key Timing Parameters ....................................................................................................................... 1

Table 2: Address Table ..................................................................................................................................... 2

Table 3: 512Mb SDR Part Numbering ............................................................................................................... 2

Table 4: Pin and Ball Descriptions .................................................................................................................. 11

Table 5: Temperature Limits .......................................................................................................................... 13

Table 6: Thermal Impedance Simulated Values ............................................................................................... 14

Table 7: Absolute Maximum Ratings .............................................................................................................. 15

Table 8: DC Electrical Characteristics and Operating Conditions ..................................................................... 15

Table 9: Capacitance ..................................................................................................................................... 16

Table 10: I

Specifications and Conditions (-7E, -75) ..................................................................................... 17

Table 11: Electrical Characteristics and Recommended AC Operating Conditions (-7E, -75) ............................. 18

Table 12: AC Functional Characteristics (-7E, -75) ........................................................................................... 19

Table 13: Truth Table – Commands and DQM Operation ................................................................................. 22

Table 14: Truth Table – Current State Bank

Command to Bank

.................................................................. 28

Table 15: Truth Table – Current State Bank n, Command to Bank

................................................................. 30

Table 16: Truth Table – CKE ........................................................................................................................... 32

Table 17: Burst Definition Table ..................................................................................................................... 38

PDF: 09005aef809bf8f3

512Mb_sdr.pdf - Rev. R 05/15 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

推荐资源

开启模拟第二春 960H监控产品技术分析

　　在2010年刚推出的时候，960H视频监控技术发展前期是不被看好的，甚至由于DSP、DVR、Decoder的问题而被批前景堪忧，但通过两年的努力，在Sony以及大陆、台、韩三地厂商的用心研发下，960H视频监控技术有了极大提高。笔者通过在Secutech台北展测试的机会，总结出960H的技术发展与各位读者分享。信号噪声高讯杂比(Signal Noise Ratio)的噪声控制...[详细]
单片机系统的C语言程序结构优化

　　 2002年初，笔者着手写一个IC卡预付费电表的工作程序，该电表使用Philips公司的8位51扩展型单片机 87LPC764 ，要求实现很多功能，包括熄显示、负荷计算与控制、指示闪烁以及电表各种参数的查询等，总之，要使用时间的单元很多。笔者当时使用ASM51完成了这个程序的编写，完成后的程序量是2KB多一点。后来，由于种种原因，这个程序并没有真正使用，只是作了一些改动之后用在一个老化设备...[详细]
基于PIC16F628单片机的CM402型高速贴片机控制系统改造设计与实现

引言随着表面贴装技术（Surface Mounted Technology，SMT）的不断优化及贴片元器件制作工艺的迅速发展，贴片机在电子制造业中的应用日益突出。CM402型高速贴片机是由日本松下公司研发和生产，针对某些特定工件、按特定工序进行批量加工的专用设备。根据笔者为期两周的现场调查和论证，传统CM402型高速贴片机在拼接料生产过程中，若出现拼接料检知停止时，停机扫料的时间将影响到生产...[详细]
MEMS市场正呈现快速增长趋势

根据Yole Développement公司的分析，MEMS市场将以每年13%的速度增长，到2017年将达到210亿美元。 Yole Développement预期，动作感知和微流体领域将会呈现强劲增长并主导MEMS市场，到2017年会占整体市场份额的一半，而加速计、陀螺仪、磁强计和过滤器则占总体市场的25%，另外微流体占23%。 Yole预计，分立惯性传感器的市场份额将会下降，...[详细]
汽车排放气体流量分析仪设计

1、引言汽车污染是当前人们最为关心和急需解决的重要课题之一。作为汽车排气污染物的检测的重要方法,简易瞬态工况法（VMAS法，IG法）可以统计排放总质量，监控车辆的真实排放情况，设备成本不高，测量比较准确，与新车认证检测结果具有相关性，可以检测NO相关因子等一系列优点，成为人们研究的热点。VMAS（Vehicle Mass Analysis System）检测方法在美国和欧洲都有很好的应用基础，...[详细]
遥控门禁(RKE)的设计要求

遥控门禁(RKE)系统已经备受用户的青睐，北美80%以上、欧洲70%以上的新车均安装了RKE系统。除了显而易见的便捷性，RKE用于开启汽车制动装置的技术还具有防盗作用。欧洲汽车生产厂商与保险公司合作，要求购置汽车保险时汽车要安装RKE系统。德国已开始推行这一政策，预计在几年内会扩展到整个欧洲。大多数RKE系统采用单向(单工)通信，但第二代、第三代RKE系统将提供返回到钥匙的逆向通信双工操作...[详细]
VXI总线测试设计

引言在托卡马克等离子体物理放电过程中，破裂与据齿的研究具有重要的意义。在大多数托卡马克放电过程中都存在破裂与锯齿。破裂是一个值得注意的事件，其间等离子体的约束遭到严重的破坏，它不仅限制了等离子体的电流和密度的运行区域，而且它造成的机械应力和热负荷给等离子体容器壁带来严重损害。对破裂，目前在理论上仍缺乏详尽理解，大体上可将其分为低q破裂和密度极限破裂。利用村上（Murakami）参数作横...[详细]
音频系统芯片选择多项性能参数详解

系统设计是一个复杂的过程，不仅仅是有IC拿来用就可以了，还有很多细节需要考虑。本文以高保真音乐重放系统为例介绍如何进行芯片选型，以构建符合市场需求的系统。　　现代集成电路产业一直严格遵循着“摩尔定律”高速发展，芯片发展得越快、速度越高，对软件系统的要求就越低。现在速度就是一切，无论是芯片运行速度、软件开发速度，还是产品上市速度。但是有了芯片是否就足够了呢？下面我们试着从一个相对比较简单的...[详细]
晶源再增发目标公司高管突击入股

今年5月刚刚完成一次定向增发后，今日，晶源电子（002049，前收盘价22.15元）再推出发行股份购买资产及配套融资预案。据此，公司将向包括国微投资在内的6位股东发行5514.77万股，购买其所持有的国微电子96.4878%的股份，同时向不特定对象发行1853.81万股，募集配套资金约3.5亿元。《每日经济新闻》记者注意到，连续两次定增后，晶源电子的总股本将增至3.15亿股，公司本不丰...[详细]
穿越?去年7月已经有人知道Google要推出Nexus 7？

广受欢迎的“Ninja Unboxing” 节目放出了Nexus 7的相关视频，并由著名解说人George St-Pierre来扮演“Dr Paul”来开箱Nexus 7，以一种幽默方式来讲述忍者和平板之间发生的有趣故事。不过最有趣的是这段视频竟然是去年7月份时候放到Youtube上，是微软在去年就已经有这个念头了还是他们未卜先知不不得而知了。 ...[详细]
借专利告苹果宏达电碰壁

宏达电告苹果之路又吃瘪！美国ITC(国际贸易委员会)11日认定，宏达电向同阵营的Google移转而来的专利，不能用来控告苹果侵权，这也让宏达电对苹果的专利权官司诉讼案，增添不利变量。　对此宏达电则表示，对于美国ITC委员会的判决感到失望，将寻求其它可行的措施，并会在今年下半年于ITC审判程序中，主张并陈述本件诉讼的其它专利。　宏达电的好伙伴Google去年转移5项专利给...[详细]
新型LED热管理技术有望变革下一代LED生产

　　一款生产更亮、更长寿命的LED技术，在从研究实验室向30亿美元的全球高功率照明市场迈出了第一步。该新型生产系统，被称为液锻(liquid forging)，大幅改善了小型电子设备冷却的方式，并且有望变革下一代led生产。　　未来十年，高功率led被寄予厚望以取代传统家居和办公照明。该新生产工艺——液锻——是由john yong (最左)和他的团队(由左至右) steven tong...[详细]
SURFnet, Opnext完成100Gbps相干传输实验

7/10/2012，Opnext和荷兰国家教育科研网SURFnet联合宣布完成阿姆斯特丹国家超级计算中心到日内瓦欧洲核子研究中心CERN的1650公里100Gbps相干现场传输实验。Opnext为实验提供了OTS-100FLX 100Gbps 数字相干子系统。该产品基于下一代的100Gbps单载波，软件判决FEC等先进技术。为了进一步演示传输系统的性能，光纤链路中还包括了多段高非线性光纤。实际上...[详细]
科锐推出突破性 GaN基固态放大器平台

2012年7月11日，中国上海讯 — 科锐公司（Nasdaq: CREE）宣布推出具有革新性功率与带宽性能的全新Ku波段40V、0.25微米碳化硅衬底氮化镓基（GaN-on-SiC）裸芯片产品系列。该创新型产品系列能够使得固态放大器替代行波管，从而提高效率和可靠性。科锐无线射频销售与市场总监 Tom Dekker 表示：“与同频率范围的 GaAs 晶体管相比，科锐0.25微米GaN HEMT...[详细]
卫星导航：专项规划将出台产业井喷

　　从科技部获悉，《导航与位置服务科技发展“十二五”专项规划》预计下半年出台。首先突破三大核心技术，即泛在精确定位，全息导航地图，智能位置服务。其次开展三类应用示范，即研制导航与位置服务应用系统，开展公众、行业及区域应用示范。第三构建一个体系框架，即面向未来导航与位置服务需求，构建国家定位导航授时体系框架，开展技术实验和验证。先行实施产业布局的相关上市公司也将迎来千载难逢的发展机遇。　　科...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多