512Mb: x16, x32 Automotive LPDDR SDRAM
Features
Automotive LPDDR SDRAM
MT46H32M16LF – 8 Meg x 16 x 4 banks
MT46H16M32LF – 4 Meg x 32 x 4 banks
MT46H16M32LG – 4 Meg x 32 x 4 banks
Features
• V
DD
/V
DDQ
= 1.70–1.95V
• Bidirectional data strobe per byte of data (DQS)
• Internal, pipelined double data rate (DDR)
architecture; two data accesses per clock cycle
• Differential clock inputs (CK and CK#)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• 4 internal banks for concurrent operation
• Data masks (DM) for masking write data; one mask
per byte
• Programmable burst lengths (BL): 2, 4, 8, or 16
• Concurrent auto precharge option is supported
• Auto refresh and self refresh modes
• 1.8V LVCMOS-compatible inputs
• Temperature-compensated self refresh (TCSR)
• Partial-array self refresh (PASR)
• Deep power-down (DPD)
• Status read register (SRR)
• Selectable output drive strength (DS)
• Clock stop capability
• 64ms refresh, 32ms for automotive temperature
Table 1: Key Timing Parameters (CL = 3)
Speed Grade
-5
-6
Clock Rate
200 MHz
166 MHz
Access Time
5.0ns
5.0ns
Options
• V
DD
/V
DDQ
– 1.8V/1.8V
• Configuration
– 32 Meg x 16 (8 Meg x 16 x 4 banks)
– 16 Meg x 32 (4 Meg x 32 x 4 banks)
• Addressing
– JEDEC-standard addressing
• Plastic "green" package
– 60-ball VFBGA (8mm x 9mm)
1
– 90-ball VFBGA (8mm x 13mm)
2
– 90-ball VFBGA (8mm x 13mm)
2
• Timing – cycle time
– 5ns @ CL = 3 (200 MHz)
– 6ns @ CL = 3 (166 MHz)
• Power
– Standard I
DD2
/I
DD6
– Low-power I
DD2
/I
DD6
• Product certification
– Automotive
• Operating temperature range
– Industrial (–40˚C to +85˚C)
– Automotive (–40˚C to +105˚C)
• Design revision
Notes:
Marking
H
32M16
16M32
LF
BF
B5
BQ
-5
-6
None
L
A
IT
AT
:C
1. Only available for x16 configuration.
2. Only available for x32 configuration.
PDF: 09005aef846e285e
t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN
1
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
512Mb: x16, x32 Automotive LPDDR SDRAM
Features
Table 2: Configuration Addressing
Architecture
Configuration
Refresh count
Row addressing
Column addressing
32 Meg x 16
8 Meg x 16 x 4 banks
8K
8K A[12:0]
1K A[9:0]
16 Meg x 32
4 Meg x 32 x 4 banks
8K
8K A[12:0]
512 A[8:0]
Figure 1: 512Mb Mobile LPDDR Part Numbering
MT 46
Micron Technology
Product Family
46 = Mobile LPDDR
H
32M16 LF BF
-6
A
AIT :C
Design Revision
:C = Third generation
Operating Temperature
IT = Industrial
AT = Automotive
Operating Voltage
H = 1.8/1.8V
Product Certification
A = Automotive
Configuration
32 Meg x 16
16 Meg x 32
Power
Blank = Standard I
DD2
/I
DD6
L = Low-power I
DD2
/I
DD6
Addressing
LF = JEDEC-standard
Cycle Time (CL = 3)
-5 = 5ns
t
CK
-6 = 6ns
t
CK
Package Codes
BF = 60-ball (8mm x 9mm) VFBGA, “green”
B5 = 90-ball (8mm x 13mm) VFBGA, “green”
BQ = 90-ball (8mm x 13mm) VFBGA, “green”
FBGA Part Marking Decoder
Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the
part number. Micron’s FBGA part marking decoder is available at
www.micron.com/decoder.
PDF: 09005aef846e285e
t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN
2
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
512Mb: x16, x32 Automotive LPDDR SDRAM
Features
Contents
General Description ......................................................................................................................................... 8
Functional Block Diagrams ............................................................................................................................... 9
Ball Assignments ............................................................................................................................................ 11
Ball Descriptions ............................................................................................................................................ 13
Package Dimensions ....................................................................................................................................... 15
Electrical Specifications .................................................................................................................................. 17
Electrical Specifications – I
DD
Parameters ........................................................................................................ 21
Electrical Specifications – AC Operating Conditions ......................................................................................... 27
Output Drive Characteristics ........................................................................................................................... 31
Functional Description ................................................................................................................................... 34
Commands .................................................................................................................................................... 35
DESELECT ................................................................................................................................................. 36
NO OPERATION ......................................................................................................................................... 36
LOAD MODE REGISTER ............................................................................................................................. 36
ACTIVE ...................................................................................................................................................... 36
READ ......................................................................................................................................................... 37
WRITE ....................................................................................................................................................... 38
PRECHARGE .............................................................................................................................................. 39
BURST TERMINATE ................................................................................................................................... 40
AUTO REFRESH ......................................................................................................................................... 40
SELF REFRESH ........................................................................................................................................... 41
DEEP POWER-DOWN ................................................................................................................................. 41
Truth Tables ................................................................................................................................................... 42
State Diagram ................................................................................................................................................ 47
Initialization .................................................................................................................................................. 48
Standard Mode Register .................................................................................................................................. 51
Burst Length .............................................................................................................................................. 52
Burst Type .................................................................................................................................................. 52
CAS Latency ............................................................................................................................................... 53
Operating Mode ......................................................................................................................................... 54
Extended Mode Register ................................................................................................................................. 55
Temperature-Compensated Self Refresh ...................................................................................................... 55
Partial-Array Self Refresh ............................................................................................................................ 56
Output Drive Strength ................................................................................................................................ 56
Status Read Register ....................................................................................................................................... 57
Bank/Row Activation ...................................................................................................................................... 59
READ Operation ............................................................................................................................................. 60
WRITE Operation ........................................................................................................................................... 71
PRECHARGE Operation .................................................................................................................................. 83
Auto Precharge ............................................................................................................................................... 83
Concurrent Auto Precharge ......................................................................................................................... 84
AUTO REFRESH Operation ............................................................................................................................. 89
SELF REFRESH Operation ............................................................................................................................... 90
Power-Down .................................................................................................................................................. 91
Deep Power-Down ..................................................................................................................................... 93
Clock Change Frequency ................................................................................................................................ 95
Revision History ............................................................................................................................................. 96
Rev. D – 02/14 ............................................................................................................................................. 96
Rev. C – 11/13 ............................................................................................................................................. 96
Rev. B – 03/13 ............................................................................................................................................. 96
PDF: 09005aef846e285e
t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN
3
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
512Mb: x16, x32 Automotive LPDDR SDRAM
Features
Rev. A – 12/12 ............................................................................................................................................. 96
PDF: 09005aef846e285e
t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN
4
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
512Mb: x16, x32 Automotive LPDDR SDRAM
Features
List of Figures
Figure 1: 512Mb Mobile LPDDR Part Numbering .............................................................................................. 2
Figure 2: Functional Block Diagram (x16) ......................................................................................................... 9
Figure 3: Functional Block Diagram (x32) ....................................................................................................... 10
Figure 4: 60-Ball VFBGA – Top View, x16 only .................................................................................................. 11
Figure 5: 90-Ball VFBGA – Top View, x32 only .................................................................................................. 12
Figure 6: 60-Ball VFBGA (8mm x 9mm); Package Code: BF .............................................................................. 15
Figure 7: 90-Ball VFBGA (8mm x 13mm); Package Codes: B5 (SAC105), BQ (SAC305) ........................................ 16
Figure 8: SSTL Clock Input ............................................................................................................................. 19
Figure 9: Differential Clock Amplitude ........................................................................................................... 19
Figure 10: Typical Self Refresh Current vs. Temperature .................................................................................. 26
Figure 11: ACTIVE Command ........................................................................................................................ 37
Figure 12: READ Command ........................................................................................................................... 38
Figure 13: WRITE Command ......................................................................................................................... 39
Figure 14: PRECHARGE Command ................................................................................................................ 40
Figure 15: DEEP POWER-DOWN Command ................................................................................................... 41
Figure 16: Simplified State Diagram ............................................................................................................... 47
Figure 17: Initialize and Load Mode Registers ................................................................................................. 49
Figure 18: Alternate Initialization with CKE LOW ............................................................................................ 50
Figure 19: Standard Mode Register Definition ................................................................................................. 51
Figure 20: CAS Latency .................................................................................................................................. 54
Figure 21: Extended Mode Register ................................................................................................................ 55
Figure 22: Status Read Register Timing ........................................................................................................... 57
Figure 23: Status Register Definition .............................................................................................................. 58
Figure 24: READ Burst ................................................................................................................................... 61
Figure 25: Consecutive READ Bursts .............................................................................................................. 62
Figure 26: Nonconsecutive READ Bursts ........................................................................................................ 63
Figure 27: Random Read Accesses .................................................................................................................. 64
Figure 28: Terminating a READ Burst ............................................................................................................. 65
Figure 29: READ-to-WRITE ............................................................................................................................ 66
Figure 30: READ-to-PRECHARGE .................................................................................................................. 67
Figure 31: Data Output Timing –
t
DQSQ,
t
QH, and Data Valid Window (x16) .................................................... 68
Figure 32: Data Output Timing –
t
DQSQ,
t
QH, and Data Valid Window (x32) .................................................... 69
Figure 33: Data Output Timing –
t
AC and
t
DQSCK .......................................................................................... 70
Figure 34: Data Input Timing ......................................................................................................................... 72
Figure 35: Write – DM Operation .................................................................................................................... 73
Figure 36: WRITE Burst ................................................................................................................................. 74
Figure 37: Consecutive WRITE-to-WRITE ....................................................................................................... 75
Figure 38: Nonconsecutive WRITE-to-WRITE ................................................................................................. 75
Figure 39: Random WRITE Cycles .................................................................................................................. 76
Figure 40: WRITE-to-READ – Uninterrupting ................................................................................................. 77
Figure 41: WRITE-to-READ – Interrupting ...................................................................................................... 78
Figure 42: WRITE-to-READ – Odd Number of Data, Interrupting ..................................................................... 79
Figure 43: WRITE-to-PRECHARGE – Uninterrupting ....................................................................................... 80
Figure 44: WRITE-to-PRECHARGE – Interrupting ........................................................................................... 81
Figure 45: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting .......................................................... 82
Figure 46: Bank Read – With Auto Precharge ................................................................................................... 85
Figure 47: Bank Read – Without Auto Precharge .............................................................................................. 86
Figure 48: Bank Write – With Auto Precharge .................................................................................................. 87
Figure 49: Bank Write – Without Auto Precharge ............................................................................................. 88
Figure 50: Auto Refresh Mode ........................................................................................................................ 89
PDF: 09005aef846e285e
t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN
5
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2012 Micron Technology, Inc. All rights reserved.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
