N25Q128A13ESEC0E,N25Q128A13ESEC0E pdf中文资料,N25Q128A13ESEC0E引脚图,N25Q128A13ESEC0E电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 半导体> 存储器> N25Q128A13ESEC0E

N25Q128A13ESEC0E: 产品描述FLASH - NOR 存储器 IC 128Mb SPI 108 MHz 8-SOP2; 产品类别半导体存储器; 文件大小1MB，共83页; 制造商Micron Technology; 官网地址http://www.mdtic.com.tw/; 标准

下载文档详细参数全文预览

N25Q128A13ESEC0E概述

FLASH - NOR 存储器 IC 128Mb SPI 108 MHz 8-SOP2

N25Q128A13ESEC0E规格参数

参数名称	属性值
类别
厂商名称	Micron Technology
包装	管件
存储器类型	非易失
存储器格式	闪存
技术	FLASH - NOR
存储容量	128Mb
存储器组织	32M x 4
存储器接口	SPI
时钟频率	108 MHz
写周期时间 - 字，页	8ms，5ms
电压 - 供电	2.7V ~ 3.6V
工作温度	-40°C ~ 85°C（TA）
安装类型	表面贴装型
封装/外壳	8-SOIC（0.209"，5.30mm 宽）
供应商器件封装	8-SOP2
基本产品编号	N25Q128A13

文档预览

下载PDF文档

全文
预览

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

Micron Serial NOR Flash Memory

3V, Multiple I/O, 4KB Sector Erase

N25Q128A

Features

•

SPI-compatible serial bus interface

108 MHz (MAX) clock frequency

2.7–3.6V single supply voltage

Dual/quad I/O instruction provides increased

throughput up to 432 MHz

Supported protocols

– Extended SPI, dual I/O, and quad I/O

Execute-in-place (XIP) mode for all three protocols

– Configurable via volatile or nonvolatile registers

– Enables memory to work in XIP mode directly af-

ter power-on

PROGRAM/ERASE SUSPEND operations

Continuous read of entire memory via a single com-

mand

– Fast read

– Quad or dual output fast read

– Quad or dual I/O fast read

Flexible to fit application

– Configurable number of dummy cycles

– Output buffer configurable

Software reset

64-byte, user-lockable, one-time programmable

(OTP) dedicated area

Erase capability

– Subsector erase 4KB uniform granularity blocks

– Sector erase 64KB uniform granularity blocks

– Full-chip erase

• Write protection

– Software write protection applicable to every

64KB sector via volatile lock bit

– Hardware write protection: protected area size

defined by five nonvolatile bits (BP0, BP1, BP2,

BP3, and TB)

– Additional smart protections, available upon re-

quest

• Electronic signature

– JEDEC-standard 2-byte signature (BA18h)

– Unique ID code (UID): 17 read-only bytes, in-

cluding:

• Two additional extended device ID (EDID)

bytes to identify device factory options

• Customized factory data (14 bytes)

• Minimum 100,000 ERASE cycles per sector

• More than 20 years data retention

• Packages JEDEC standard, all RoHS compliant

– F7 = V-PDFN-8 6mm x 5mm Sawn (MLP8 6mm x

5mm)

– F8 = V-PDFN-8 8mm x 6mm (MLP8 8mm x 6mm)

– 12 = T-PBGA-24b05 6mm x 8mm

– 14 = T-PBGA-24b05 6mm x 8mm, 4x6 ball array

– SF = SOP2-16 300 mils body width (SO16W)

– SE = SOP2-8 208 mils body width (SO8W)

•

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Products and specifications discussed herein are subject to change by Micron without notice.

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

Contents

Important Notes and Warnings ......................................................................................................................... 6

Device Description ........................................................................................................................................... 7

Features ....................................................................................................................................................... 7

Operating Protocols ...................................................................................................................................... 7

XIP Mode ..................................................................................................................................................... 7

Device Configurability .................................................................................................................................. 8

Signal Assignments ........................................................................................................................................... 9

Signal Descriptions ......................................................................................................................................... 11

Memory Organization .................................................................................................................................... 13

Memory Configuration and Block Diagram .................................................................................................. 13

Memory Map – 128Mb Density ....................................................................................................................... 14

Device Protection ........................................................................................................................................... 15

Serial Peripheral Interface Modes .................................................................................................................... 17

SPI Protocols .................................................................................................................................................. 20

Nonvolatile and Volatile Registers ................................................................................................................... 21

Status Register ............................................................................................................................................ 22

Nonvolatile and Volatile Configuration Registers .......................................................................................... 23

Enhanced Volatile Configuration Register .................................................................................................... 26

Flag Status Register ..................................................................................................................................... 27

Command Definitions .................................................................................................................................... 29

READ REGISTER and WRITE REGISTER Operations ........................................................................................ 31

READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 31

READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 31

READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 32

WRITE STATUS REGISTER Command ......................................................................................................... 32

WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 33

WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 33

READ LOCK REGISTER Command .............................................................................................................. 34

WRITE LOCK REGISTER Command ............................................................................................................ 35

CLEAR FLAG STATUS REGISTER Command ................................................................................................ 36

READ IDENTIFICATION Operations ............................................................................................................... 37

READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 37

READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 38

READ MEMORY Operations ............................................................................................................................ 41

PROGRAM Operations .................................................................................................................................... 45

WRITE Operations .......................................................................................................................................... 49

WRITE ENABLE Command ......................................................................................................................... 49

WRITE DISABLE Command ........................................................................................................................ 49

ERASE Operations .......................................................................................................................................... 51

SUBSECTOR ERASE Command ................................................................................................................... 51

SECTOR ERASE Command ......................................................................................................................... 51

BULK ERASE Command ............................................................................................................................. 52

PROGRAM/ERASE SUSPEND Command ..................................................................................................... 53

PROGRAM/ERASE RESUME Command ...................................................................................................... 55

ONE TIME PROGRAMMABLE Operations ....................................................................................................... 56

READ OTP ARRAY Command ...................................................................................................................... 56

PROGRAM OTP ARRAY Command .............................................................................................................. 56

XIP Mode ....................................................................................................................................................... 58

Activate or Terminate XIP Using Volatile Configuration Register ................................................................... 58

Activate or Terminate XIP Using Nonvolatile Configuration Register ............................................................. 58

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

Confirmation Bit Settings Required to Activate or Terminate XIP ..................................................................

Terminating XIP After a Controller and Memory Reset .................................................................................

Power-Up and Power-Down ............................................................................................................................

Power-Up and Power-Down Requirements ..................................................................................................

Power Loss Rescue Sequence ......................................................................................................................

AC Reset Specifications ...................................................................................................................................

Absolute Ratings and Operating Conditions .....................................................................................................

DC Characteristics and Operating Conditions ..................................................................................................

AC Characteristics and Operating Conditions – Standard .................................................................................

AC Characteristics and Operating Conditions – Enhanced ................................................................................

Package Dimensions .......................................................................................................................................

Part Number Ordering Information .................................................................................................................

Revision History .............................................................................................................................................

Rev. T – 02/2018 ..........................................................................................................................................

Rev. S – 11/2014 ..........................................................................................................................................

Rev. R - 07/2014 ..........................................................................................................................................

Rev. Q – 05/2014 .........................................................................................................................................

Rev. P – 06/2013 ..........................................................................................................................................

Rev. O – 04/2013 .........................................................................................................................................

Rev. N – 01/2013 .........................................................................................................................................

Rev. M – 07/2012 ........................................................................................................................................

Rev. L – 06/2012 ..........................................................................................................................................

Rev. K – 02/2012 .........................................................................................................................................

Rev. J – 12/2011 ..........................................................................................................................................

Rev. I – 10/2011 ..........................................................................................................................................

Rev. H – 08/2011 .........................................................................................................................................

Rev. G – 08/2011 .........................................................................................................................................

Rev. F – 02/2011 ..........................................................................................................................................

Rev. E – 01/2011 ..........................................................................................................................................

Rev. D – 10/2010 .........................................................................................................................................

Rev. C – 02/2010 .........................................................................................................................................

Rev. B – 05/2009 .........................................................................................................................................

Rev. A – 01/2009 ..........................................................................................................................................

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

List of Figures

Figure 1: Logic Diagram ................................................................................................................................... 8

Figure 2: 8-Pin, VDFPN8 – MLP8 and SOP2 – SO8W (Top View) ......................................................................... 9

Figure 3: 16-Pin, Plastic Small Outline – SO16 (Top View) .................................................................................. 9

Figure 4: 24-Ball TBGA (Balls Down) .............................................................................................................. 10

Figure 5: 24-Ball TBGA , 4x6 (Balls Down) ....................................................................................................... 10

Figure 6: Block Diagram ................................................................................................................................ 13

Figure 7: Bus Master and Memory Devices on the SPI Bus ............................................................................... 18

Figure 8: Bus Master and Memory Devices on the SPI Bus ............................................................................... 19

Figure 9: SPI Modes ....................................................................................................................................... 19

Figure 10: Internal Configuration Register ...................................................................................................... 21

Figure 11: READ REGISTER Command .......................................................................................................... 31

Figure 12: WRITE REGISTER Command ......................................................................................................... 33

Figure 13: READ LOCK REGISTER Command ................................................................................................. 35

Figure 14: WRITE LOCK REGISTER Command ............................................................................................... 36

Figure 15: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 38

Figure 16: READ Command ........................................................................................................................... 42

Figure 17: FAST READ Command ................................................................................................................... 42

Figure 18: DUAL OUTPUT FAST READ ........................................................................................................... 43

Figure 19: DUAL INPUT/OUTPUT FAST READ Command .............................................................................. 43

Figure 20: QUAD OUTPUT FAST READ Command ......................................................................................... 44

Figure 21: QUAD INPUT/OUTPUT FAST READ Command ............................................................................. 44

Figure 22: PAGE PROGRAM Command .......................................................................................................... 46

Figure 23: DUAL INPUT FAST PROGRAM Command ...................................................................................... 46

Figure 24: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 47

Figure 25: QUAD INPUT FAST PROGRAM Command ..................................................................................... 47

Figure 26: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 48

Figure 27: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 50

Figure 28: SUBSECTOR and SECTOR ERASE Command .................................................................................. 52

Figure 29: BULK ERASE Command ................................................................................................................ 53

Figure 30: READ OTP Command .................................................................................................................... 56

Figure 31: PROGRAM OTP Command ............................................................................................................ 57

Figure 32: XIP Mode Directly After Power-On .................................................................................................. 58

Figure 33: Power-Up Timing .......................................................................................................................... 60

Figure 34: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 63

Figure 35: Reset Enable ................................................................................................................................. 63

Figure 36: Serial Input Timing ........................................................................................................................ 63

Figure 37: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 64

Figure 38: Hold Timing .................................................................................................................................. 65

Figure 39: Output Timing .............................................................................................................................. 66

Figure 40: V

PPH

Timing .................................................................................................................................. 66

Figure 41: AC Timing Input/Output Reference Levels ...................................................................................... 68

Figure 42: V-PDFN-8 6mm x 5mm Sawn (MLP8) – Package Code: F7 ................................................................ 73

Figure 43: V-PDFN-8 8mm x 6mm (MLP8) – Package Code: F8 ........................................................................ 74

Figure 44: T-PBGA-24b05 6mm x 8mm – Package Code: 12 .............................................................................. 75

Figure 45: T-PBGA-24b05 6mm x 8mm – Package Code: 14 .............................................................................. 76

Figure 46: SOP2-16 (300 mils body width) – Package Code: SF ......................................................................... 77

Figure 47: SOP2-8 (208 mils body width) – Package Code: SE ........................................................................... 78

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

128Mb, 3V, Multiple I/O Serial Flash Memory

Features

List of Tables

Table 1: Signal Descriptions ...........................................................................................................................

Table 2: Sectors[255:0] ...................................................................................................................................

Table 3: Data Protection using Device Protocols .............................................................................................

Table 4: Memory Sector Protection Truth Table ..............................................................................................

Table 5: Protected Area Sizes – Upper Area .....................................................................................................

Table 6: Protected Area Sizes – Lower Area ......................................................................................................

Table 7: SPI Modes ........................................................................................................................................

Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................

Table 9: Status Register Bit Definitions ...........................................................................................................

Table 10: Nonvolatile Configuration Register Bit Definitions ...........................................................................

Table 11: Volatile Configuration Register Bit Definitions ..................................................................................

Table 12: Sequence of Bytes During Wrap .......................................................................................................

Table 13: Supported Clock Frequencies ..........................................................................................................

Table 14: Enhanced Volatile Configuration Register Bit Definitions ..................................................................

Table 15: Flag Status Register Bit Definitions ..................................................................................................

Table 16: Command Set .................................................................................................................................

Table 17: Lock Register ..................................................................................................................................

Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands .......................................

Table 19: Read ID Data Out ............................................................................................................................

Table 20: Extended Device ID, First Byte .........................................................................................................

Table 21: Serial Flash Discovery Parameter – Header Structure ........................................................................

Table 22: Parameter ID ..................................................................................................................................

Table 23: Command/Address/Data Lines for READ MEMORY Commands .......................................................

Table 24: Data/Address Lines for PROGRAM Commands ................................................................................

Table 25: Suspend Parameters .......................................................................................................................

Table 26: Operations Allowed/Disallowed During Device States ......................................................................

Table 27: OTP Control Byte (Byte 64) ..............................................................................................................

Table 28: XIP Confirmation Bit .......................................................................................................................

Table 29: Effects of Running XIP in Different Protocols ....................................................................................

Table 30: Power-Up Timing and V

Threshold ...............................................................................................

Table 31: AC RESET Conditions ......................................................................................................................

Table 32: Absolute Ratings .............................................................................................................................

Table 33: Operating Conditions ......................................................................................................................

Table 34: Input/Output Capacitance ..............................................................................................................

Table 35: AC Timing Input/Output Conditions ...............................................................................................

Table 36: DC Current Characteristics and Operating Conditions ......................................................................

Table 37: DC Voltage Characteristics and Operating Conditions ......................................................................

Table 38: AC Characteristics and Operating Conditions – Standard Specifications ............................................

Table 39: AC Characteristics and Operating Conditions – Enhanced Specifications ..........................................

Table 40: Part Number Information ................................................................................................................

Table 41: Package Details ...............................................................................................................................

09005aef845665fe

n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

推荐资源

wince内核调用API函数出问题: 在kernel里面调用API函数都会出现连接错误，请问高手如何解决? hal.lib(cfw.obj) : error LNK2019: unresolved external symbol MapViewOfFile referenced in function OEMInit hal.lib(cfw ......; 初五的月光嵌入式系统

求一个信号放大设计: 我们老师要求我们做一个放大电路，要求放大一万倍，信号频率大概在76.2MHz，要考虑带宽和输入阻抗匹配的问题，求各位大神给个思路指导一下 ...; tangjc2001 模拟电子

关于can通信部分: 用两块开发板下的can程序，之间能通信，现在我拿了另外自己设计的一块板，这块板只要收到can发送的信号就会有反应，那么原来的开发板只是发送CAN信号就可以，那么我除了修改发送的ID号以外，还 ......; 宠燕精灵 NXP MCU

PCB封装导入3D模型时候如何有快捷键使其很好的对应？: 就比如如下图。本来可以自己拖动3D 图形。放入其自己感觉合适的位置就行。但是总有些误差。有没有快捷键或者对应的脚快速对应的？...; youluo PCB设计

车载CAN总线网络数据访问及研究意义: 汽车是我们生活中不可缺少的代步工具，搭载先进的ECU控制单元、高精传感器、高性能的执行器，并融合现代4G/5G通讯与定位网络技术的智能网联汽车已经走向了我们的生活之中。通过TBOX终端实现了车 ......; suruide 汽车电子

初学者想了很久也没想明白的一个问题: 初学者想了很久也没想明白的一个问题，请大学指点，谢谢！ ...; redhat10 模拟电子

基于C语言在FPGA上实现DSP的解决方案

硬件设计者已经开始在高性能DSP的设计中采用FPGA技术，因为它可以提供比基于PC或者单片机的解决方法快上10-100倍的运算量。以前，对硬件设计不熟悉的软件开发者们很难发挥出FPGA的优势，而如今基于C语言的方法可以让软件开发者毫不费力的将FPGA的优势发挥得淋漓尽致。这些基于C语言的开发工具可以比基于HDL语言的硬件设计更节省设计时间，同时不需要太多的硬件知识。由于具有这些优势，FPGA技术...[详细]
调查称98%平板电脑使用ARM芯片

美国市场研究公司TownHall Research分析师杰米·汤森(Jamie Townsend)从ABI Research那里摘取了平板电脑市场现状的一些最新数据，他的结论是：在平板电脑的世界，苹果iPad和ARM处理器是绝对的主宰。 100%带有Wi-Fi功能汤森在报告中写到：“平板电脑从本质上讲属于连接设备，ABI称WiFi是平板电脑的基本要求之一，我们相信WiFi将继续成为主流...[详细]
基于AS3990芯片的UHF手持读写器设计

1.引言无线射频技术 RFID(radio frequency identification)是20 世纪90 年代兴起的一种非接触的自动识别技术，利用其射频信号空间传播的特性——通过空间耦合(交变磁场或电磁场)实现无接触信息传递，并通过所传递的信息来实现对被识别物体的自动识别。识别过程不需要物理接触，不需要人工管理即可完成标签信息的写入和读取。采用RFID 技术，可以一次性实现对多个目标以...[详细]
亚马逊手机正在测试今年或明年年初量产

亚马逊做手机这个消息大家这几周应该早听到了。这不，连美国最知名的华尔街日报都开始为期造势了。华尔街日报也得到确切的消息，亚马逊正在测试其手机。亚马逊手机今年年底或明年年初量产(图片引自theverge) 　　该媒体还得到消息，现在亚马逊正在于亚洲供应商进行磋商，洽谈合作事宜。有可能在今年年末或明年年初进行批量生产。手机的屏幕大概在4吋到5吋之间。这无疑又是一部大屏手机。亚马逊手...[详细]
首座450mm晶圆厂2017年投产

SEMI 的晶圆厂工具供应商贸易部门资深分析师Christian Dieseldorff在周一的Semicon West演讲中表示，首家使用450mm晶圆生产半导体的晶圆厂预计将在2017年开始运作。 Dieseldorff 预测，2017年将有三座450mm晶圆开始运转。他同时预估，届时生产IC的晶圆厂总数将从今年的464座下降至441座。 2007和2017年开始运转或开始生产的晶...[详细]
穿越?去年7月已经有人知道Google要推出Nexus 7？

广受欢迎的“Ninja Unboxing” 节目放出了Nexus 7的相关视频，并由著名解说人George St-Pierre来扮演“Dr Paul”来开箱Nexus 7，以一种幽默方式来讲述忍者和平板之间发生的有趣故事。不过最有趣的是这段视频竟然是去年7月份时候放到Youtube上，是微软在去年就已经有这个念头了还是他们未卜先知不不得而知了。 ...[详细]
联发科爆缺货旺季恐蒙尘

业界传出，亚洲手机晶片龙头联发科因较低阶的射频（RF）晶片缺货，导致热卖的智慧手机晶片出货受阻，缺货情况可能持续至第3季底，冲击本季传统旺季营运。联发科昨（11）日强调，所有产品供应正常，没有任何缺货情况。联发科上半年智慧型手机晶片出货量约2,800万至2,900万套，其中，第2季2.75G的出货量已占其中一半，与3G不相上下。市场密切关注这一波RF晶片缺货，对联发科本季智慧型手机晶片...[详细]
汽车仪表板照明需要具有丰富功能的开关稳压器

　　电子系统处于汽车电源总线上不同的位置，因此经常需要在非常严格的电源要求下运作。其中包括负载突降、冷车发动、轻负载时非常低的功耗和低噪声工作。另外，宽工作电压范围，加上高瞬态电压和大范围温度偏移等要求使电子系统的设计更加复杂。雪上加霜的是，性能要求还在不断提高。系统的不同部分要求有多种电源电压。一般的导航系统可能有6个或更多不同的电源，如8V、5V、3.3V、2.5V、1.8V和1.5V。同时，...[详细]
基于Linux的动态电源管理:使嵌入式设备更节能

　　为了在产品众多、竞争激烈的市场上使产品与众不同，手持设备的制造商们往往把电池寿命和电源管理作为手机、PDA、多媒体播放器、游戏机、其它便携式消费类设备等产品的关键卖点来考虑。用户是从电池寿命这方面来看待电源管理的成效，其实它是多种因素共同作用的结果，这些因素包括 CPU 功能、系统软件、中间件，以及使用户可以在更长的充电或更换电池的间隔时间内享用各自设备的策略。　　电源管理范围　　任...[详细]
英飞凌推出射频功率LDMOS晶体管

2012年7月11日，德国纽必堡讯——英飞凌科技推出用于商业航空电子设备和雷达系统的脉冲应用和其他类型工业放大器的高功率晶体管。基于全新的50V LDMOS工艺技术，全新推出的器件具备高能效、适用于小型化系统设计的高功率密度和称雄业界的可靠性。　　 PTVA家族的首批产品包括两套成对的驱动和输出晶体管——具备400W和500W输出功率，适用于L频段和UHF频段雷达系统——和一个适用于965 M...[详细]
Altera推出最新IP内核产品

2012年7月11号，北京——Altera公司(NASDAQ: ALTR)今天宣布，推出40-Gbps以太网(40GbE)和100-Gbps以太网(100GbE)知识产权(IP)内核产品。这些内核能够高效的构建需要大吞吐量标准以太网连接的系统，包括，芯片至光模块、芯片至芯片以及背板应用等。介质访问控制(MAC)和物理编码子层以及物理介质附加(PCS+PMA)子层IP内核符合IEEE 802.3b...[详细]
汽车电子满意度未如理想七成人仍愿为其付费

　　2011年年末，美国科技博客gigaom.com发表了一篇针对2011年的移动应用市场的回顾和关于2012年移动应用市场发展趋势的展望。文章指出在2012年的时候，语音控制呈爆炸式增长。这个结论主要源于2011年苹果iPhone4S引入的Siri技术，使得语音控制技术成为了业界关注的焦点。并且相信随着客户接受度的提高，到2012年会有更多的公司部署语音界面技术。NuanceCEO迈克·汤普森...[详细]
科学家造出芯片人体器官可代替动物进行药物试验

　　漂浮在瓶子里的人体器官是电影里科学家实验室的重要配置，而哈佛大学怀斯研究所的研究人员做得更精彩，他们在一个芯片上制造出器官：一个跟拇指驱动器(或者说跟拇指)差不多大小的装置，含有活体细胞，可模拟人体器官的活动。　　研究人员已经在芯片上制造出肺、肠、肾和骨髓。心脏正在研制过程中。这种装置会大大简化药物试验过程———当前这个过程既昂贵低效又会造成许多动物死亡———并有助于了解疾病是如何产生的。 ...[详细]
医疗云破解医疗资源分配不均难题

　　当医疗资源分配不均，患者劳累奔波在大医院就诊时，当检查结果不互认，患者费财费时间重新做检查时，当等待时间过长，而就诊时间较短时，医患之间的种种矛盾应声而起。“十二五”规划将民生问题提到了前沿，医改首当其冲，其中，用信息化手段解决“看病贵、看病难”的顽疾，将是一个重要任务。　　医疗卫生信息化发展到今天，数据的重要性逐渐得到了大家的共识。而如何让这些数据互联互通、共享、再次利用，并保证患者...[详细]
现场总线技术在轧钢在线测试系统的应用

1、引言　　钢材轧制前对钢坯出炉温度进行检测是保证轧钢质量的一项重要措施。传统的人工测试难以保证产品质量，生产效率较低，实现轧钢在线的温度和支数自动测量具有重要意义。由于轧钢线距离远，采用现场总线网络结构可有效降低系统造价。现场总线是一种应用于工业控制的计算机网络，完备的网络系统支持7层协议，如lonworks和profibus，这种网络可以通过网关和INTER...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多