74LV7032A
Quad 2-input OR gate with Schmitt trigger inputs
Rev. 1 — 19 December 2018
Product data sheet
1. General description
The 74LV7032A is a quad 2-input OR function with Schmitt-trigger inputs, capable of transforming
slowly changing input signals into sharply defined, jitter-free output signals.
Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed
voltage environments.
This device is fully specified for partial power down applications using I
OFF
. The I
OFF
circuitry
disables the output, preventing the potentially damaging backflow current through the device when
it is powered down.
2. Features and benefits
•
•
•
•
•
•
•
•
Wide supply voltage range from 2.0 V to 5.5 V
Maximum t
pd
of 9.5 ns at 5 V
Typical V
OL(p)
< 0.8 V at V
CC
= 3.3 V, T
amb
= 25 °C
Typical V
OH(v)
> 2.3 V at V
CC
= 3.3 V, T
amb
= 25 °C
Supports mixed-mode voltage operation on all ports
I
OFF
circuitry provides partial Power-down mode operation
Latch-up performance exceeds 250 mA per JESD 78 Class II
ESD protection:
•
MM: MM JESD22-A115-B exceeds 200 V
•
HBM: ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 4 kV
•
CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 2 kV
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
•
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LV7032APW
-40 °C to +125 °C
Name
TSSOP14
Description
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT402-1
Nexperia
74LV7032A
Quad 2-input OR gate with Schmitt trigger inputs
4. Functional diagram
1
2
4
5
9
10
12
13
1A
1Y
1B
2A
2Y
2B
3A
3Y
3B
4A
4Y
4B
11
8
6
3
1
2
4
5
9
10
12
13
≥1
3
≥1
6
≥1
8
A
≥1
11
Y
B
aaa-029457
aaa-029455
aaa-029456
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
Fig. 3.
Logic diagram (one Schmitt-
trigger)
5. Pinning information
5.1. Pinning
74LV7032A
1A
1B
1Y
2A
2B
2Y
GND
1
2
3
4
5
6
7
aaa-029458
14 V
CC
13 4B
12 4A
11 4Y
10 3B
9
8
3A
3Y
Fig. 4.
Pin configuration SOT402-1 (TSSOP14)
5.2. Pin description
Table 2. Pin description
Symbol
1A, 2A, 3A, 4A
1B, 2B, 3B, 4B
1Y, 2Y, 3Y, 4Y
GND
V
CC
Pin
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
14
Description
data input
data input
data output
ground (0 V)
supply voltage
74LV7032A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 1 — 19 December 2018
2 / 10
Nexperia
74LV7032A
Quad 2-input OR gate with Schmitt trigger inputs
6. Functional description
Table 3. Function table
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
Input
nA
L
X
H
nB
L
H
X
Output
nY
L
H
H
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
Parameter
supply voltage
input voltage
output voltage
output HIGH or LOW state
output power-down
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
[4]
Conditions
[1]
[2]
[3]
[2]
Min
-0.5
-0.5
-0.5
-0.5
-20
-50
-
-
-70
-65
Max
+7.0
+7.0
Unit
V
V
V
CC
+ 0.5 V
+7.0
-
-
±35
70
-
+150
500
V
mA
mA
mA
mA
mA
°C
mW
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
V
I
< 0 V
V
O
< 0 V
V
O
= 0 V to V
CC
T
amb
= -40 °C to +125 °C
[4]
-
If the input current ratings are observed, the minimum input voltage ratings may be exceeded.
If the output current ratings are observed, the output voltage ratings may be exceeded.
This value is limited to 7 V maximum.
For SOT402-1 package: above 116 °C, the value of P
tot
derates linearly at 7.3 mW/K.
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
T
amb
Δt/ΔV
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 2.3 V to 2.7 V
V
CC
= 3.0 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
output HIGH or LOW state
output power-down
Conditions
Min
2.0
0
0
0
-40
-
-
-
Typ
5.0
-
-
-
+25
-
-
-
Max
5.5
5.5
V
CC
5.5
+125
50
20
1
Unit
V
V
V
V
°C
ms/V
ms/V
ms/V
74LV7032A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 1 — 19 December 2018
3 / 10
Nexperia
74LV7032A
Quad 2-input OR gate with Schmitt trigger inputs
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
T+
positive-going
threshold
voltage
negative-going
threshold
voltage
hysteresis
voltage
Conditions
Min
V
CC
= 2.5 V
V
CC
= 3.3 V
V
CC
= 5.0 V
V
CC
= 2.5 V
V
CC
= 3.3 V
V
CC
= 5.0 V
V
CC
= 2.5 V
V
CC
= 3.3 V
V
CC
= 5.0 V
V
OH
HIGH-level
output voltage
V
I
= V
IH
or V
IL
V
CC
= 2.0 V to 5.5 V;
I
O
= -50 μA
V
CC
= 2.3 V; I
O
= -2 mA
V
CC
= 3.0 V; I
O
= -6 mA
V
CC
= 4.5 V; I
O
= -12 mA
V
OL
LOW-level
output voltage
V
I
= V
IH
or V
IL
V
CC
= 2.0 V to 5.5 V;
I
O
= 50 μA
V
CC
= 2.3 V; I
O
= 2 mA
V
CC
= 3.0 V; I
O
= 6 mA
V
CC
= 4.5 V; I
O
= 12 mA
I
OFF
I
I
I
CC
power-off
V
I
or V
O
= GND to 5.5 V;
leakage current V
CC
= 0 V
input leakage
current
supply current
V
I
= V
CC
or GND;
V
CC
= 0 V to 5.5 V
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.1
0.4
0.44
0.55
0.5
±0.1
2
-
-
-
-
-
-
-
0.1
0.4
0.44
0.55
5
±1
20
-
-
-
-
-
-
-
0.1
0.4
0.44
0.55
5
±1
20
V
V
V
V
μA
μA
μA
V
CC
-0.1
2
2.48
3.8
-
-
-
-
-
-
-
-
V
CC
-0.1
2
2.48
3.8
-
-
-
-
V
CC
-0.1
2
2.48
3.8
-
-
-
-
V
V
V
V
-
-
-
0.75
0.99
1.5
0.25
0.33
0.5
25 °C
Typ
-
-
-
-
-
-
-
-
-
Max
1.75
2.31
3.5
-
-
-
-
-
-
-40 °C to +85 °C -40 °C to +125 °C Unit
Min
-
-
-
0.75
0.99
1.5
0.25
0.33
0.5
Max
1.75
2.31
3.5
-
-
-
-
-
-
Min
-
-
-
0.75
0.99
1.5
0.25
0.33
0.5
Max
1.75
2.31
3.5
-
-
-
-
-
-
V
V
V
V
V
V
V
V
V
V
T-
V
H
74LV7032A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 1 — 19 December 2018
4 / 10
Nexperia
74LV7032A
Quad 2-input OR gate with Schmitt trigger inputs
10. Dynamic characteristics
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see
Fig. 6.
Symbol Parameter
t
pd
Conditions
[2]
-
-
-
-
-
-
-
-
[3]
-
-
9.8
10.3
-
-
-
-
-
-
-
-
-
-
pF
pF
5.6
7.8
4.3
6.1
3.4
4.8
2
5.6
12.8
16.2
7.9
11.4
5.5
7.5
6
-
1
1
1
1
1
1
-
-
15
19
9.5
13
6.5
8.5
6
-
1
1
1
1
1
1
-
-
16
20
10.5
14
7.5
9.5
6
-
ns
ns
ns
ns
ns
ns
pF
pF
25 °C
Min Typ[1] Max
propagation nA, nB to nY; see
Fig. 5
delay
V
CC
= 2.3 V to 2.7 V
C
L
= 15 pF
C
L
= 50 pF
V
CC
= 3.0 V to 3.6 V
C
L
= 15 pF
C
L
= 50 pF
V
CC
= 4.5 V to 5.5 V
C
L
= 15 pF
C
L
= 50 pF
C
I
C
O
C
PD
input
V
I
= V
CC
or GND; V
CC
= 3.3 V
capacitance
output
V
O
= V
CC
or GND; V
CC
= 3.3 V
capacitance
per buffer; C
L
= 50 pF;
power
dissipation f = 10 MHz; V
I
= GND to V
CC
capacitance
V
CC
= 3.3 V
V
CC
= 5.0 V
[1]
[2]
[3]
-40 °C to +85 °C -40 °C to +125 °C Unit
Min
Max
Min
Max
Typical values are measured at T
amb
= 25 °C and V
CC
= 2.5 V, 3.3 V, and 5 V respectively, unless otherwise specified.
t
pd
is the same as t
PLH
and t
PHL
.
C
PD
is used to determine the dynamic power dissipation (P
D
in μW):
2
2
P
D
= C
PD
× V
CC
× f
i
× N + ∑(C
L
× V
CC
× f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in V;
N = number of inputs switching;
2
∑(C
L
× V
CC
× f
o
) = sum of outputs.
Table 8. Noise characteristics at T
amb
= 25 °C
Voltages are referenced to GND (ground = 0 V); for test circuit see
Fig. 6.
Symbol
V
OL(p)
V
OL(v)
V
OH(v)
V
IH(AC)
V
IL(AC)
Parameter
LOW-level output voltage (peak)
LOW-level output voltage (valley)
HIGH-level output voltage (valley)
AC HIGH-level input voltage
AC LOW-level input voltage
Conditions
V
CC
= 3.3 V; C
L
= 50 pF
V
CC
= 3.3 V; C
L
= 50 pF
V
CC
= 3.3 V; C
L
= 50 pF
V
CC
= 3.3 V; C
L
= 50 pF
V
CC
= 3.3 V; C
L
= 50 pF
Min
-
-0.8
-
2.31
-
Typ
0.2
-0.1
3.1
-
-
Max
0.8
-
-
-
0.99
Unit
V
V
V
V
V
74LV7032A
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2018. All rights reserved
Product data sheet
Rev. 1 — 19 December 2018
5 / 10
单片机
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
