74LVC2G04-Q100
Dual inverter
Rev. 4 — 29 September 2021
Product data sheet
1. General description
The 74LVC2G04-Q100 is a dual inverter. Inputs can be driven from either 3.3 V or 5 V devices.
This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry
disables the output, preventing the damaging backflow current through the device when it is
powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
•
•
•
•
•
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
•
Specified from -40 °C to +85 °C and -40 °C to +125 °C
Wide supply voltage range from 1.65 V to 5.5 V
Overvoltage tolerant inputs to 5.5 V
High noise immunity
Complies with JEDEC standard:
•
JESD8-7 (1.65 V to 1.95 V)
•
JESD8-5 (2.3 V to 2.7 V)
•
JESD8C (2.7 V to 3.6 V)
•
JESD36 (4.6 V to 5.5 V)
ESD protection:
•
MIL-STD-883, method 3015 exceeds 2000 V
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
±24 mA output drive (V
CC
= 3.0 V)
CMOS low power dissipation
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
I
OFF
circuitry provides partial Power-down mode operation
Multiple package options
•
•
•
•
•
•
•
Nexperia
74LVC2G04-Q100
Dual inverter
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC2G04GW-Q100
74LVC2G04GV-Q100
74LVC2G04GS-Q100
-40 °C to +125 °C
-40 °C to +125 °C
-40 °C to +125 °C
Name
SC-88
SC-74;
TSOP6
XSON6
Description
plastic surface-mounted package; 6 leads
plastic surface-mounted package; 6 leads
extremely thin small outline package; no leads;
6 terminals; body 1.0 × 1.0 × 0.35 mm
Version
SOT363
SOT457
SOT1202
4. Marking
Table 2. Marking
Type number
74LVC2G04GW-Q100
74LVC2G04GV-Q100
74LVC2G04GS-Q100
[1]
Marking code
[1]
V4
V04
V4
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
5. Functional diagram
1
3
1A
2A
1Y
2Y
mnb079
6
4
1
1
6
3
1
mnb080
4
A
Y
mna110
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
Fig. 3.
Logic diagram (one gate)
6. Pinning information
6.1. Pinning
74LVC2G04
1A
GND
2A
1
2
3
001aab649
6
5
4
1Y
74LVC2G04
1A
1
2
3
6
5
4
1Y
V
CC
2Y
V
CC
2Y
GND
2A
001aaf872
Fig. 4.
Pin configuration SOT363 (SC-88) and SOT457
(SC-74; TSOP6)
Transparent top view
Fig. 5.
Pin configuration SOT1202 (XSON6)
74LVC2G04_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 29 September 2021
2 / 12
Nexperia
74LVC2G04-Q100
Dual inverter
6.2. Pin description
Table 3. Pin description
Symbol
1A
GND
2A
2Y
V
CC
1Y
Pin
1
2
3
4
5
6
Description
data input
ground (0 V)
data input
data output
supply voltage
data output
7. Functional description
Table 4. Function table
H = HIGH voltage level; L = LOW voltage level.
Input
nA
L
H
Output
nY
H
L
8. Limiting values
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
P
tot
T
stg
[1]
[2]
Parameter
supply voltage
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
total power dissipation
storage temperature
Conditions
V
I
< 0 V
[1]
V
O
> V
CC
or V
O
< 0 V
Active mode
Power-down mode; V
CC
= 0 V
V
O
= 0 V to V
CC
[1]
[1]
Min
-0.5
-50
-0.5
-
-0.5
-0.5
-
-
-100
Max
+6.5
-
+6.5
±50
+6.5
±50
100
-
250
+150
Unit
V
mA
V
mA
V
mA
mA
mA
mW
°C
V
CC
+ 0.5 V
T
amb
= -40 °C to +125 °C
[2]
-
-65
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For SOT363 (SC-88) package: P
tot
derates linearly with 3.7 mW/K above 83 °C.
For SOT457 (SC-74; TSOP6) package: P
tot
derates linearly with 4.1 mW/K above 89 °C.
For SOT1202 (XSON6) package: P
tot
derates linearly with 3.3 mW/K above 74 °C.
74LVC2G04_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 29 September 2021
3 / 12
Nexperia
74LVC2G04-Q100
Dual inverter
9. Recommended operating conditions
Table 6. Recommended operating conditions
Symbol Parameter
Conditions
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 5.5 V
Active mode
Power-down mode; V
CC
= 0 V
Min
1.65
0
0
0
-40
-
-
Typ
-
-
-
-
-
-
-
Max
5.5
5.5
V
CC
5.5
+125
20
10
Unit
V
V
V
V
°C
ns/V
ns/V
10. Static characteristics
Table 7. Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol
V
IH
Parameter
HIGH-level input
voltage
Conditions
Min
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
IL
LOW-level input
voltage
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
V
OH
HIGH-level
output voltage
V
I
= V
IH
or V
IL
I
O
= -100 μA;
V
CC
= 1.65 V to 5.5 V
I
O
= -4 mA; V
CC
= 1.65 V
I
O
= -8 mA; V
CC
= 2.3 V
I
O
= -12 mA; V
CC
= 2.7 V
I
O
= -24 mA; V
CC
= 3.0 V
I
O
= -32 mA; V
CC
= 4.5 V
V
OL
LOW-level output V
I
= V
IH
or V
IL
voltage
I
O
= 100 μA;
V
CC
= 1.65 V to 5.5 V
I
O
= 4 mA; V
CC
= 1.65 V
I
O
= 8 mA; V
CC
= 2.3 V
I
O
= 12 mA; V
CC
= 2.7 V
I
O
= 24 mA; V
CC
= 3.0 V
I
O
= 32 mA; V
CC
= 4.5 V
I
I
I
OFF
input leakage
current
power-off
leakage current
V
I
= 5.5 V or GND;
V
CC
= 0 V to 5.5 V
V
CC
= 0 V; V
I
or V
O
= 5.5 V
V
CC
- 0.1
1.2
1.9
2.2
2.3
3.8
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
±0.1
±0.1
-
-
-
-
-
-
0.10
0.45
0.30
0.40
0.55
0.55
±1
±2
V
CC
- 0.1
0.95
1.7
1.9
2.0
3.4
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0.10
0.70
0.45
0.60
0.80
0.80
±1
±2
V
V
V
V
V
V
V
V
V
V
V
V
μA
μA
0.65V
CC
1.7
2.0
0.7V
CC
-
-
-
-
-40 °C to +85 °C
Typ
[1]
-
-
-
-
-
-
-
-
Max
-
-
-
-
0.35V
CC
0.7
0.8
0.3V
CC
-40 °C to +125 °C
Min
0.65V
CC
1.7
2.0
0.7V
CC
-
-
-
-
Max
-
-
-
-
0.7
0.8
0.3V
CC
V
V
V
V
V
V
V
Unit
0.35V
CC
V
74LVC2G04_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 29 September 2021
4 / 12
Nexperia
74LVC2G04-Q100
Dual inverter
Conditions
Min
V
I
= 5.5 V or GND; I
O
= 0 A;
V
CC
= 1.65 V to 5.5 V
-
-
-
-40 °C to +85 °C
Typ
[1]
0.1
5
2.5
Max
4
500
-
-40 °C to +125 °C
Min
-
-
-
Max
4
500
-
μA
μA
pF
Unit
Symbol
I
CC
ΔI
CC
C
I
[1]
Parameter
supply current
additional supply per pin; V
CC
= 2.3 V to 5.5 V;
current
V
I
= V
CC
- 0.6 V; I
O
= 0 A
input capacitance V
CC
= 3.3 V; V
I
= GND to V
CC
All typical values are measured at V
CC
= 3.3 V and T
amb
= 25 °C.
11. Dynamic characteristics
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see
Fig. 7.
Symbol
t
pd
Parameter
propagation delay
Conditions
nA to nY; see
Fig. 6
V
CC
= 1.65 V to 1.95 V
V
CC
= 2.3 V to 2.7 V
V
CC
= 2.7 V
V
CC
= 3.0 V to 3.6 V
V
CC
= 4.5 V to 5.5 V
C
PD
[1]
[2]
[3]
-40 °C to +85 °C
Min
[2]
1.0
1.0
1.0
0.5
1.0
-
3.5
2.2
2.7
2.7
1.9
13.5
8.0
4.4
5.2
4.1
3.2
-
Typ
[1]
Max
-40 °C to +125 °C
Min
1.0
1.0
1.0
0.5
1.0
-
Max
9.5
5.4
7.0
5.5
3.8
-
Unit
ns
ns
ns
ns
ns
pF
power dissipation
capacitance
V
I
= GND to V
CC
; V
CC
= 3.3 V
[3]
Typical values are measured at T
amb
= 25 °C and V
CC
= 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
t
pd
is the same as t
PLH
and t
PHL
.
C
PD
is used to determine the dynamic power dissipation (P
D
in μW).
2
2
P
D
= C
PD
× V
CC
× f
i
× N + ∑(C
L
× V
CC
× f
o
) where:
f
i
= input frequency in MHz;
f
o
= output frequency in MHz;
C
L
= output load capacitance in pF;
V
CC
= supply voltage in V;
N = number of inputs switching;
2
∑(C
L
× V
CC
× f
o
) = sum of outputs.
11.1. Waveforms and test circuit
V
I
nA input
GND
t
PHL
V
OH
nY output
V
OL
V
M
V
M
mna344
V
M
V
M
t
PLH
Measurement points are given in
Table 9.
V
OL
and V
OH
are typical output voltage levels that occur with the output load.
Fig. 6.
The input nA to output nY propagation delays
74LVC2G04_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 4 — 29 September 2021
5 / 12
ARM技术
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
