电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

M2011-10.000MG

产品描述Oscillator,
产品类别无源元件    振荡器   
文件大小37KB,共2页
制造商CTS
下载文档 详细参数 全文预览

M2011-10.000MG概述

Oscillator,

M2011-10.000MG规格参数

参数名称属性值
Is SamacsysN
YTEOL0
Objectid113423085
Reach Compliance CodeUnknown
最长下降时间4 ns
频率调整-机械NO
最长上升时间4 ns
最大压摆率50 mA
最大供电电压5.5 V
最小供电电压4.5 V
最大对称度40/60 %
振荡器类型HCMOS
输出负载10 TTL
标称供电电压5 V
频率稳定性125%
标称工作频率10 MHz
端子数量14
表面贴装YES
安装特点SURFACE MOUNT
最高工作温度70 °C
最低工作温度

文档预览

下载PDF文档
VOLTAGE CONTROLLED
CRYSTAL OSCILLATORS
HCMOS 5V
FULL SIZE D.I.L.
M package
M2010, M2011
M2015, M2016
Phase-Locked Oscillator
Commercial: 0º to 70ºC
10 MHz to 44.736 MHz
FEATURES
Cost-effective PLL solution which includes a VCXO, filter and phase detector in a single component
Simplicity of design – requires only dividers to complete the loop
Output frequency may be chosen at convenient frequency to create edges for desired timing waveforms
Start up time less than 10 ms
Guaranteed start-up with ramping DC Supply
Inputs are TTL/HCMOS compatible
APPLICATIONS
Regenerating and cleaning up noisy signals
Low-jitter frequency multiplication
SPECIAL APPLICATION NOTE
Both the reference frequency and the output frequency, or submultiple, are input to the device. The two
similar frequencies are compared, and an error signal is obtained which is applied to the VCXO. The VCXO
frequency is then corrected and “locked” to the average value of the reference frequency.
The output frequency, usually chosen at a convenient frequency higher than the reference frequency, may
then be used to generate desired timing waveforms.
Description
These PLL sub-systems incorporate
all the components required for phase
locked loop functionality except the
external frequency divider. The phase
locked loop unit includes VCXO, phase
comparator, and control voltage filter.
It will lock the locally generated VCXO
output to an incoming reference signal
of the same or digitally-related frequen-
cy. An external divider between VCXO
output and phase-detector input estab-
lishes the output/reference frequency
ratio. Offered in a 5V DIL (M) package,
the PLL modules are built around a
VCXO with customer’s choice of refer-
ence and output frequencies.
CONNECTIONS
Pin
Pin
Pin
Pin
Pin
Pin
Pin
1.
2.
5.
7.
8.
9.
14.
M2010 & M2015
Not used
Frequency Input #1
Frequency Input #2
Ground
Output Frequency
+5V
+5V
M2011 & M2016
Not used
Frequency Input #1
Frequency Input #2
Ground and case
Output Frequency
+5V
+5V
DOT
DENOTES
PIN 1
.20 MAX
.20 MIN.
.018 – .001
100 TYP (NON
ACCUMULATIVE)
2
5
9
7
8
All other pins are not present
Pin 1
FET PROBE
+5V
Power
Supply
GND
MA
IMF
350 MHz
SCOPE
1
2
5
7
Y-OUTPUT
14
150
.300 – .005
.500 – .005
PHASE
LOCK
LOOP
14
.300
– .005
44 MAX
.800 – .005
10 TTL
LOAD
8
COUNTER
“M-1” Package
REFERENCE
FREQUENCY
DIVIDERS
(Optional)
DIVIDERS
(Optional)
TEST CIRCUIT
ELECTRONICS
10 Commerce Dr • New Rochelle NY 10801
International Sales: +1.914-712-2200
USA Sales: +1.800.331.1236
Fax: 914.712.2290
www.mfelectronics.com
email:sales@mfelectronics.com
1 of 2

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 493  2406  1908  1242  2009  10  49  39  26  41 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved