74ABT162244
16-bit buffer/line driver with 30
series termination resistors;
3-state
Rev. 6 — 3 November 2011
Product data sheet
1. General description
The 74ABT162244 high-performance Bipolar CMOS (BiCMOS) device combines low
static and dynamic power dissipation with high speed and high output drive.
The 74ABT162244 is a 16-bit buffer that is ideal for driving bus lines. The device features
four output enable inputs (1OE, 2OE, 3OE, 4OE), each controlling four of the 3-state
outputs.
The 74ABT162244 is designed with 30
series resistance in both the upper and lower
output structures. This design reduces line noise in applications such as memory address
drivers, clock drivers and bus receivers/transmitters.
2. Features and benefits
16-bit bus interface
Multiple V
CC
and GND pins minimize switching noise
Power-up 3-state
3-state buffers
Output capability: +12 mA and
32
mA
Live insertion and extraction permitted
Latch-up performance: JESD 78 Class II
ESD protection:
HBM JESD-A114E exceeds 2000 V
CDM JESD 22-C101-C exceeds 1000 V
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74ABT162244DGG
74ABT162244DL
40 C
to +85
C
40 C
to +85
C
Name
TSSOP48
SSOP48
Description
plastic thin shrink small outline package; 48 leads;
body width 6.1 mm
Version
SOT362-1
Type number
plastic shrink small outline package; 48 leads; body SOT370-1
width 7.5 mm
NXP Semiconductors
74ABT162244
16-bit buffer/line driver with 30
series termination resistors; 3-state
4. Functional diagram
47
1A0
46
1A1
44
5
1Y2
43
1
6
1Y3
3A3
3OE
3A2
3
1Y1
3A1
33
16
3Y2
2
1Y0
3A0
35
14
3Y1
36
13
3Y0
1
1OE
48
2OE
25
3OE
24
4OE
1A0
47
46
44
43
41
40
38
37
36
35
33
32
30
29
27
26
EN1
EN2
EN3
EN4
1
1
2
3
5
6
1
2
8
9
11
12
1
3
13
14
16
17
1
4
19
20
22
23
1Y0
1Y1
1Y2
1Y3
2Y0
2Y1
2Y2
2Y3
3Y0
3Y1
3Y2
3Y3
4Y0
4Y1
4Y2
4Y3
1A2
1A3
1OE
32
25
17
3Y3
1A1
1A2
1A3
2A0
2A1
2A2
41
2A0
40
2A1
38
8
2Y0
9
2Y1
11
2Y2
4A2
4A1
4A0
30
19
4Y0
2A3
3A0
3A1
29
20
4Y1
3A2
3A3
4A0
4A1
4A2
2A2
27
22
4Y2
2A3
2OE
37
48
12
2Y3
4A3
4OE
26
24
23
4Y3
4A3
001aae231
mna996
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
V
CC
output
GND
001aac384
Fig 3.
Logic diagram one output
74ABT162244
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 3 November 2011
2 of 15
NXP Semiconductors
74ABT162244
16-bit buffer/line driver with 30
series termination resistors; 3-state
5. Pinning information
5.1 Pinning
1OE
1Y0
1Y1
GND
1Y2
1Y3
V
CC
2Y0
2Y1
1
2
3
4
5
6
7
8
9
48 2OE
47 1A0
46 1A1
45 GND
44 1A2
43 1A3
42 V
CC
41 2A0
40 2A1
39 GND
38 2A2
37 2A3
36 3A0
35 3A1
34 GND
33 3A2
32 3A3
31 V
CC
30 4A0
29 4A1
28 GND
27 4A2
26 4A3
25 3OE
001aaj890
GND 10
2Y2 11
2Y3 12
3Y0 13
3Y1 14
GND 15
3Y2 16
3Y3 17
V
CC
18
4Y0 19
4Y1 20
GND 21
4Y2 22
4Y3 23
4OE 24
74ABT162244
Fig 4.
Pin configuration
5.2 Pin description
Table 2.
Symbol
1OE
1Y[0:3]
GND
V
CC
2Y[0:3]
GND
3Y[0:3]
GND
V
CC
4Y[0:3]
GND
4OE
74ABT162244
Pin description
Pin
1
2, 3, 5, 6
4
7
8, 9, 11, 12
10
15
18
21
24
Description
1 output enable (LOW active)
1 data output 0 to output 3
ground (0 V)
supply voltage
2 data output 0 to output 3
ground (0 V)
ground (0 V)
supply voltage
ground (0 V)
4 output enable (LOW active)
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
13, 14, 16, 17 3 data output 0 to output 3
19, 20, 22, 23 4 data output 0 to output 3
Product data sheet
Rev. 6 — 3 November 2011
3 of 15
NXP Semiconductors
74ABT162244
16-bit buffer/line driver with 30
series termination resistors; 3-state
Table 2.
Symbol
3OE
GND
4A[0:3]
V
CC
GND
3A[0:3]
GND
2A[0:3]
V
CC
GND
1A[0:3]
2OE
Pin description
…continued
Pin
25
28
31
34
39
42
45
48
Description
3 output enable (LOW active)
ground (0 V)
supply voltage
ground (0 V)
ground (0 V)
supply voltage
ground (0 V)
2 output enable (LOW active)
30, 29, 27, 26 4 data input 0 to input 3
36, 35, 33, 32 3 data input 0 to input 3
41, 40, 38, 37 2 data input 0 to input 3
47, 46, 44, 43 1 data input 0 to input 3
74ABT162244
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 3 November 2011
4 of 15
NXP Semiconductors
74ABT162244
16-bit buffer/line driver with 30
series termination resistors; 3-state
6. Functional description
Table 3.
Control
nOE
L
L
H
[1]
Function table
[1]
Input
nAn
L
H
X
Output
nYn
L
H
Z
H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
T
j
T
stg
[1]
[2]
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
junction temperature
storage temperature
Conditions
[1]
Min
0.5
1.2
0.5
18
50
-
-
[2]
Max
+7.0
+7.0
+5.5
-
-
128
64
150
+150
Unit
V
V
V
mA
mA
mA
mA
C
C
output in OFF-state or HIGH-state
V
I
< 0 V
V
O
< 0 V
output in LOW-state
output in HIGH-state
[1]
-
65
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability.
8. Recommended operating conditions
Table 5.
Operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
IH
V
IL
I
OH
I
OL
t/V
T
amb
Parameter
supply voltage
input voltage
HIGH-level input voltage
LOW-level Input voltage
HIGH-level output current
LOW-level output current
input transition rise and fall rate
ambient temperature
in free air
Conditions
Min
4.5
0
2.0
-
32
-
-
40
Typ
-
-
-
-
-
-
-
-
Max
5.5
V
CC
-
0.8
-
12
10
+85
Unit
V
V
V
V
mA
mA
ns/V
C
74ABT162244
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 6 — 3 November 2011
5 of 15
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
