电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

EPSA12BBJA-30.720MTR

产品描述CRYSTAL OSCILLATOR, CLOCK, 30.72 MHz, CMOS OUTPUT
产品类别无源元件    振荡器   
文件大小788KB,共10页
制造商ECLIPTEK
官网地址http://www.ecliptek.com
标准
下载文档 详细参数 全文预览

EPSA12BBJA-30.720MTR概述

CRYSTAL OSCILLATOR, CLOCK, 30.72 MHz, CMOS OUTPUT

EPSA12BBJA-30.720MTR规格参数

参数名称属性值
是否Rohs认证符合
Objectid7039081506
Reach Compliance Codecompliant
其他特性POWER DOWN; ENABLE/DISABLE FUNCTION; TAPE AND REEL
最长下降时间3 ns
频率调整-机械NO
频率稳定性50%
JESD-609代码e4
安装特点SURFACE MOUNT
端子数量4
标称工作频率30.72 MHz
最高工作温度85 °C
最低工作温度-40 °C
振荡器类型CMOS
输出负载15 pF
物理尺寸7.0mm x 5.0mm x 1.6mm
最长上升时间3 ns
最大供电电压2.625 V
最小供电电压2.375 V
标称供电电压2.5 V
表面贴装YES
最大对称度55/45 %
端子面层Nickel/Gold (Ni/Au)

文档预览

下载PDF文档
Ecliptek | EPSA12 Series Oscillator
http://www.ecliptek.com/oscillators/EPSA12/
Log On
| 714-433-1200 |
Email Customer Support
Home
Products
Quick Quote
My Parts List
Site Map
Contact Us
EPSA12 Series Oscillator
Spread Spectrum Quartz Crystal Clock Oscillators LVCMOS (CMOS) 2.5Vdc 4 Pad 5.0mm x 7.0mm Ceramic Surface Mount
(SMD)
2011/65 +
2015/863
168 SVHC
Revision B 08/29/2012
Electrical Specifications
Nominal Frequency
2.000MHz to 166.000MHz
Some frequencies within this range may not be available.
Frequency Tolerance/Stability
(Inclusive of all conditions: Frequency Stability over the Operating
Temperature Range, Supply Voltage Change, Output Load Change,
First Year Aging at 25°C, Shock, and Vibration)
±50ppm Maximum
-40°C to +85°C
2.5V
DC
±5%
-0.5V
DC
to +3.2V
DC
15mA Maximum
18mA Maximum
22mA Maximum
25mA Maximum
166MHz
over
over
over
over
Nominal
Nominal
Nominal
Nominal
Frequency
Frequency
Frequency
Frequency
of
of
of
of
2MHz to 25MHz
25.000001MHz to 50MHz
50.000001MHz to 100MHz
100.000001MHz to
Operating Temperature Range
Supply Voltage (V
DD
)
Maximum Supply Voltage
Input Current
Output Voltage Logic High (V
OH
)
Output Voltage Logic Low (V
OL
)
Duty Cycle
90% of V
DD
Minimum (I
OH
= -8mA)
10% of V
DD
Maximum (I
OL
= +8mA)
Measured at 50% of waveform
50 ±5(%)
Measured at 10% to 90% of Waveform
3nSec Maximum
15pF Maximum
CMOS
Tri-State (Disabled Output: High Impedance)
Power Down (Disabled Output: High Impedance)
70% of V
DD
Minimum or No Connection to Enable Output, 30% of V
DD
Maximum to Disable Output
70% of V
DD
Minimum or No Connection to Enable Output, 30% of V
DD
Maximum to Disable Output
100nSec Maximum
3mSec Maximum
Unloaded; Pad 1 = Ground
10 A Maximum (Power Down)
100nSec Maximum
Rise Time/Fall Time
Load Drive Capability
Output Logic Type
Output Control Function
Power Down Input Voltage (Vih and Vil)
Tri-State Input Voltage (Vih and Vil)
Power Down Output Disable Time
Power Down Output Enable Time
Standby Current
Tri-State Output Disable Time
1 of 10
28-Jan-2016 2:05 PM

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 301  246  2557  170  2207  7  5  52  4  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved