电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NSBC144EPDXV6T1

产品描述trans prebias npn/pnp sot563
产品类别分立半导体    晶体管   
文件大小135KB,共14页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
标准
下载文档 详细参数 全文预览

NSBC144EPDXV6T1在线购买

供应商 器件名称 价格 最低购买 库存  
NSBC144EPDXV6T1 - - 点击查看 点击购买

NSBC144EPDXV6T1概述

trans prebias npn/pnp sot563

NSBC144EPDXV6T1规格参数

参数名称属性值
是否Rohs认证符合
厂商名称ON Semiconductor(安森美)
包装说明PLASTIC, CASE 463A-01, 6 PIN
针数6
制造商包装代码CASE 463A-01
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性BUILT IN BIAS RESISTOR RATIO IS 1
最大集电极电流 (IC)0.1 A
集电极-发射极最大电压50 V
配置SEPARATE, 2 ELEMENTS WITH BUILT-IN RESISTOR
最小直流电流增益 (hFE)80
JESD-30 代码R-PDSO-F6
JESD-609代码e3
湿度敏感等级1
元件数量2
端子数量6
封装主体材料PLASTIC/EPOXY
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)NOT SPECIFIED
极性/信道类型NPN AND PNP
最大功率耗散 (Abs)0.5 W
认证状态Not Qualified
表面贴装YES
端子面层Tin (Sn)
端子形式FLAT
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
晶体管应用SWITCHING
晶体管元件材料SILICON

文档预览

下载PDF文档
NSBC114EPDXV6T1,
NSBC114EPDXV6T5
Dual Bias Resistor
Transistors
NPN and PNP Silicon Surface Mount
Transistors with Monolithic Bias
Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with
a monolithic bias network consisting of two resistors; a series base
resistor and a base-emitter resistor. These digital transistors are
designed to replace a single device and its external resistor bias
network. The BRT eliminates these individual components by
integrating them into a single device. In the NSBC114EPDXV6T1
series, two complementary BRT devices are housed in the SOT-563
package which is ideal for low power surface mount applications
where board space is at a premium.
Features
(3)
R
1
Q
1
Q
2
R
2
(4)
R
1
(5)
(6)
http://onsemi.com
(2)
R
2
(1)
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
Available in 8 mm, 7 inch Tape and Reel
Pb-Free Packages are Available
6
1
SOT-563
CASE 463A
PLASTIC
MAXIMUM RATINGS
(T
A
= 25°C unless otherwise noted, common for Q
1
and Q
2
, - minus sign for Q
1
(PNP) omitted)
Rating
Collector‐Base Voltage
Collector‐Emitter Voltage
Collector Current
Symbol
V
CBO
V
CEO
I
C
Value
50
50
100
Unit
Vdc
Vdc
mAdc
MARKING DIAGRAM
xx MG
G
xx = Specific Device Code
(see table on page 2)
M = Date Code
G
= Pb-Free Package
(Note: Microdot may be in either location)
THERMAL CHARACTERISTICS
Characteristic
(One Junction Heated)
Total Device Dissipation
T
A
= 25°C (Note 1)
Derate above 25°C (Note 1)
Thermal Resistance (Note 1)
Junction‐to‐Ambient
Characteristic
(Both Junctions Heated)
Total Device Dissipation
T
A
= 25°C (Note 1)
Derate above 25°C (Note 1)
Thermal Resistance (Note 1)
Junction‐to‐Ambient
Junction and Storage Temperature
Symbol
P
D
357
2.9
R
qJA
350
Max
500
4.0
R
qJA
T
J
, T
stg
250
- 55 to +150
Unit
mW
mW/°C
°C/W
°C
mW
mW/°C
°C/W
Max
Unit
ORDERING INFORMATION
Device
Package
Shipping
4 mm pitch
4000/Tape & Reel
2 mm pitch
8000/Tape & Reel
NSBC114EPDXV6T1 SOT-563
NSBC114EPDXV6T5 SOT-563
Symbol
P
D
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
1. FR-4 @ Minimum Pad
DEVICE MARKING INFORMATION
See specific marking information in the device marking table
on page 2 of this data sheet.
©
Semiconductor Components Industries, LLC, 2008
1
January, 2008 - Rev. 4
Publication Order Number:
NSBC114EPDXV6/D
去年路由器4层PCB版板的活动,自己画完了(应该说连线连完了),望大家给意见。
本帖最后由 chen468859 于 2017-1-24 16:38 编辑 第一次画4层板;看着那么多原理图以及导入到PCB后的元器件第一眼就一脸懵逼啦。感谢@okhxyyo、@mcu200689 、 @chenzhufly 支持以及鼓励。 ......
chen468859 PCB设计
智能家用助手
本人设想的本人个人无法独立完工,需要团队合作,本人可以负责外围硬件设计。...
xu__changhua DSP 与 ARM 处理器
请教个关于VS2005问题
我在网上下载的代码,打开的时候出现如下错误提示 There was a failure while initializing the Microsoft Visual SourceSafe source control provider. You can ......
sinoxia 嵌入式系统
51串口通信(双51通信),关于SM2位的疑问
做这个 双机通信(串行口工作于方式1) 的实验很不顺,之前参照课本的例程,直接想传三个数据,但是,不成功。(具体的细节忘了,明天重做。)   卡了一阵子,昨天开始继续捡起来,决定 ......
辛昕 51单片机
quartus II 9.1编译后发现资源使用0%
我把各个编写的各个模块的信号连接到了一起,进行编译,布局布线等,完成后在报告中发现资源利用都为0%?但是里面我用了好多个FIFO呀,这是什么原因呢?请教各个了。...
eeleader-mcu FPGA/CPLD
【Espier FPGA VHDL学习帖】第18帖 类型转换
【Espier FPGA VHDL学习帖】第18帖 类型转换 常见泽 一原理图介绍板子做的不合理的:按键命名。KEY1——91——S2KEY3——89——S4 类 型 ......
常见泽1 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1663  713  1539  5  1387  27  19  29  43  35 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved