电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NSBA113EDXV6T1

产品描述trans prebias dual pnp sot563
产品类别半导体    分立半导体   
文件大小133KB,共12页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 全文预览

NSBA113EDXV6T1概述

trans prebias dual pnp sot563

文档预览

下载PDF文档
NSBA114EDXV6T1,
NSBA114EDXV6T5
Preferred Devices
Dual Bias Resistor
Transistors
PNP Silicon Surface Mount Transistors
with Monolithic Bias Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with
a monolithic bias network consisting of two resistors; a series base
resistor and a base−emitter resistor. These digital transistors are
designed to replace a single device and its external resistor bias
network. The BRT eliminates these individual components by
integrating them into a single device. In the NSBA114EDXV6T1
series, two BRT devices are housed in the SOT−563 package which is
ideal for low−power surface mount applications where board space is
at a premium.
(3)
R
1
Q
1
Q
2
R
2
(4)
R
1
(5)
(6)
http://onsemi.com
(2)
R
2
(1)
Simplifies Circuit Design
Reduces Board Space
Reduces Component Count
Available in 8 mm, 7 inch Tape and Reel
Lead Free Solder Plating
6
54
23
1
SOT−563
CASE 463A
PLASTIC
MAXIMUM RATINGS
(T
A
= 25°C unless otherwise noted, common for Q
1
and Q
2
)
Rating
Collector-Base Voltage
Collector-Emitter Voltage
Collector Current
Symbol
V
CBO
V
CEO
I
C
Value
−50
−50
−100
Unit
Vdc
Vdc
mAdc
xx = Specific Device Code
(see table on page 2)
D = Date Code
Symbol
P
D
Max
357
(Note 1)
2.9
(Note 1)
350
(Note 1)
Max
500
(Note 1)
4.0
(Note 1)
250
(Note 1)
−55 to
+150
Unit
mW
mW/°C
°C/W
NSBA114EDXV6T5 SOT−563
Unit
mW
xx D
MARKING DIAGRAM
THERMAL CHARACTERISTICS
Characteristic
(One Junction Heated)
Total Device Dissipation
Derate above 25°C
Thermal Resistance Junction-to-Ambient
Characteristic
(Both Junctions Heated)
Total Device Dissipation
Derate above 25°C
Thermal Resistance Junction-to-Ambient
Junction and Storage
Temperature Range
1. FR−4 @ Minimum Pad
R
qJA
T
J
, T
stg
T
A
= 25°C
R
qJA
T
A
= 25°C
ORDERING INFORMATION
Device
Package
Shipping
4 mm pitch
4000/Tape & Reel
2 mm pitch
8000/Tape & Reel
NSBA114EDXV6T1 SOT−563
Symbol
P
D
DEVICE MARKING INFORMATION
mW/°C
°C/W
°C
See specific marking information in the device marking table
on page 2 of this data sheet.
Preferred
devices are recommended choices for future use
and best overall value.
©
Semiconductor Components Industries, LLC, 2004
1
January, 2004 − Rev. 3
Publication Order Number:
NSBA114EDXV6/D

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 416  729  409  2199  2298  39  56  53  40  48 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved