Supertex inc.
N-Channel Enhancement-Mode
Vertical DMOS FET
Features
►
►
►
►
Free from secondary breakdown
Low power drive requirement
Ease of paralleling
Low C
ISS
and fast switching speeds
VN10K
General Description
►
Excellent thermal stability
►
Integral source-drain diode
►
High input impedance and high gain
Applications
This enhancement-mode (normally-off) transistor utilizes
a vertical DMOS structure and Supertex’s well-proven,
silicon-gate manufacturing process. This combination
produces a device with the power handling capabilities
of bipolar transistors and the high input impedance and
positive temperature coefficient inherent in MOS devices.
Characteristic of all MOS structures, this device is free
from thermal runaway and thermally-induced secondary
breakdown.
Supertex’s vertical DMOS FETs are ideally suited to a
wide range of switching and amplifying applications where
very low threshold voltage, high breakdown voltage, high
input impedance, low input capacitance, and fast switching
speeds are desired.
►
Motor controls
►
Converters
►
Amplifiers
►
Switches
►
Power supply circuits
►
Drivers (relays, hammers, solenoids, lamps, memories,
displays, bipolar transistors, etc.)
Ordering Information
Part Number
VN10KN3-G
VN10KN3-G P002
VN10KN3-G P003
VN10KN3-G P005
VN10KN3-G P013
VN10KN3-G P014
-G denotes a lead (Pb)-free / RoHS compliant package.
Contact factory for Wafer / Die availablity.
Devices in Wafer / Die form are lead (Pb)-free / RoHS compliant.
Package Option
TO-92
Packing
1000/Bag
Product Summary
BV
DSS
/BV
DGS
60V
R
DS(ON)
(max)
(min)
I
DSS
5.0Ω
750mA
TO-92
2000/Reel
Pin Configuration
DRAIN
SOURCE
Absolute Maximum Ratings
Parameter
Drain-to-source voltage
Drain-to-gate voltage
Gate-to-source voltage
Operating and storage temperature
Value
BV
DSS
BV
DGS
±30V
-55
O
C to +150
O
C
GATE
TO-92
Product Marking
S i VN
1 0K
YYWW
YY = Year Sealed
WW = Week Sealed
= “Green” Packaging
TO-92
Absolute Maximum Ratings are those values beyond which damage to the device may
occur. Functional operation under these conditions is not implied. Continuous operation
of the device at the absolute rating level may affect device reliability. All voltages are
referenced to device ground.
Typical Thermal Resistance
Package
TO-92
Doc.# DSFP-VN10K
B031411
Package may or may not include the following marks: Si or
θ
ja
132
O
C/W
Supertex inc.
www.supertex.com
VN10K
Thermal Characteristics
Package
TO-92
(continuous)
I
D
†
(pulsed)
I
D
Power Dissipation
@T
C
= 25
O
C
I
DR
†
310mA
I
DRM
1.0A
310mA
1.0A
1.0W
Notes:
† I
D
(continuous) is limited by max rated T
j
. (VN0106N3 can be used if an I
D
(continuous) of 500mA is needed.)
Electrical Characteristics
(T
Sym
BV
DSS
V
GS(th)
ΔV
GS(th)
I
GSS
I
DSS
I
D(ON)
R
DS(ON)
ΔR
DS(ON)
G
FS
C
ISS
C
OSS
C
RSS
t
(ON)
t
(OFF)
V
SD
t
rr
Parameter
A
= 25
O
C unless otherwise specified)
Min
60
0.8
-
-
-
Typ
-
-
-3.8
-
-
-
-
-
-
0.7
-
48
16
2.0
-
-
0.8
160
Max
-
2.5
-
100
10
500
-
7.5
5.0
-
-
60
25
5.0
10
10
-
-
Units
V
V
nA
µA
A
Ω
%/
O
C
Conditions
V
GS
= 0V, I
D
= 100µA
V
GS
= V
DS
, I
D
= 1.0mA
V
GS
= 15V, V
DS
= 0V
V
GS
= 0V, V
DS
= 45V
V
GS
= 0V, V
DS
= 45V,
T
A
= 125°C
V
GS
= 10V, V
DS
= 10V
V
GS
= 5.0V, I
D
= 200mA
V
GS
= 10V, I
D
= 500mA
V
GS
= 10V, I
D
= 500mA
V
GS
= 0V,
V
DS
= 25V,
f = 1.0MHz
V
DD
= 15V,
I
D
= 600mA,
R
GEN
= 25Ω
V
GS
= 0V, I
SD
= 500mA
V
GS
= 0V, I
SD
= 500mA
Drain-to-source breakdown voltage
Gate threshold voltage
Change in V
GS(th)
with temperature
Gate body leakage
Zero gate voltage drain current
On-state drain current
Static drain-to-source on-state resistance
Change in R
DS(ON)
with temperature
Forward transductance
Input capacitance
Common source output capacitance
Reverse transfer capacitance
Turn-on time
Turn-off time
Diode forward voltage drop
Reverse recovery time
mV/
O
C V
GS
= V
DS
, I
D
= 1.0mA
-
0.75
-
-
-
100
-
-
-
-
-
-
-
mmho V
DS
= 10V, I
D
= 500mA
pF
ns
V
ns
Notes:
1. All D.C. parameters 100% tested at 25
O
C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
Switching Waveforms and Test Circuit
10V
90%
10%
t
(ON)
VDD
Pulse
Generator
R
L
OUTPUT
INPUT
0V
t
(OFF)
t
r
t
d(OFF)
t
f
10%
90%
90%
R
GEN
t
d(ON)
VDD
OUTPUT
0V
10%
INPUT
D.U.T.
Doc.# DSFP-VN10K
B031411
2
Supertex inc.
www.supertex.com
VN10K
Typical Performance Curves
BV
DSS
Variation with Temperature
1.1
On-Resistance vs. Gate-to-Source Voltage
100
V
DS
= 0.1V
BV
DSS
(normalized)
1.0
R
DS(ON)
(ohms)
10
0.9
-50
0
50
100
150
1.0
1.0
10
100
T
j
(
O
C)
V
GS
(volts)
1.0
Transfer Characteristics
V
DS
= 10V
300µs, 2%
Duty Cycle,
Pulse Test
Output Conductance vs Drain Current
1.0
0.8
V
DS
= 25V
80µs, 1%
Duty Cycle,
Pulse Test
Reduction
Due to
Heating
I
D
(amperes)
G
FS
(mhos)
2.0
4.0
6.0
8.0
10
0.6
0.1
0.4
0.2
0
0
0.01
0.01
0.1
1.0
V
GS
(volts)
I
D
(amperes)
Capacitance vs. Drain-to-Source Voltage
50
Transconductance vs Gate-Source Voltage
250
C
ISS
40
200
V
DS
= 10V
3000µs, 2%
Duty Cycle
Pulse Test
C (picofarads)
20
Gfs (m )
30
150
Ω
100
10
C
OSS
50
C
RSS
0
0
10
20
30
40
50
0
0
2.0
4.0
6.0
8.0
10
V
DS
(volts)
V
GS
(volts)
Doc.# DSFP-VN10K
B031411
3
Supertex inc.
www.supertex.com
VN10K
Typical Performance Curves
(cont.)
Output Characteristics
V
GS
= 10V
0.8
1.0
Saturation Characteristics
1.0
8V
7V
V
GS
= 10V
7V
0.8
9V
8V
6V
6V
I
D
(amperes)
0.6
I
D
(amperes)
0.6
5V
0.4
0.4
5V
4V
0.2
0.2
4V
3V
2V
3V
2V
0
0
10
20
30
40
50
0
0
2.0
4.0
6.0
8.0
10
V
DS
(volts)
V
DS
(volts)
Transconductance vs. Drain Current
250
Power Dissipation vs. Case Temperature
2.0
200
P
D
(watts)
V
DS
= 10V
300µs, 2%
Duty Cycle,
Pulse Test
0
200
400
G
FS
(m )
Ω
150
1.0
TO-92
100
50
0
I
D
(mA)
600
800
1000
0
0
25
50
75
100
125
150
T
C
( C)
O
10
Maximum Rated Safe Operating Area
T
C
= 25
O
C
10
Switching Waveform
Output Voltage
(volts)
Input Voltage
(volts)
5.0
I
D
(amperes)
1.0
0
TO-92 (DC)
15
10
5.0
0
0.1
0.01
1.0
10
V
DS
(volts)
100
1000
0
10
20
30
40
50
t – Time (ns)
Doc.# DSFP-VN10K
B031411
4
Supertex inc.
www.supertex.com
VN10K
3-Lead TO-92 Package Outline (N3)
D
A
Seating
Plane
1
2
3
L
b
e1
e
c
Front View
Side View
E1
E
1
2
3
Bottom View
Symbol
Dimensions
(inches)
MIN
NOM
MAX
A
.170
-
.210
b
.014
†
-
.022
†
c
.014
†
-
.022
†
D
.175
-
.205
E
.125
-
.165
E1
.080
-
.105
e
.095
-
.105
e1
.045
-
.055
L
.500
-
.610*
JEDEC Registration TO-92.
* This dimension is not specified in the JEDEC drawing.
† This dimension differs from the JEDEC drawing.
Drawings not to scale.
Supertex Doc.#:
DSPD-3TO92N3, Version E041009.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline
information go to
http://www.supertex.com/packaging.html.)
Supertex inc.
does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives
an adequate “product liability indemnification insurance agreement.”
Supertex inc.
does not assume responsibility for use of devices described, and limits its liability
to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and
specifications are subject to change without notice. For the latest product specifications refer to the
Supertex inc.
(website: http//www.supertex.com)
©2013
Supertex inc.
All rights reserved. Unauthorized use or reproduction is prohibited.
Doc.# DSFP-VN10K
B031411
5
1235 Bordeaux Drive, Sunnyvale, CA 94089
Tel: 408-222-8888
www.supertex.com
Supertex inc.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
