74LVTH543 Low Voltage Octal Registered Transceiver with 3-STATE Outputs
April 2000
Revised November 2000
74LVTH543
Low Voltage Octal Registered Transceiver
with 3-STATE Outputs
General Description
The LVTH543 octal transceiver contains two sets of D-type
latches for temporary storage of data flowing in either
direction. Separate Latch Enable and Output Enable inputs
are provided for each register to permit independent con-
trol of inputting and outputting in either direction of data
flow.
The LVTH543 data inputs include bushold, eliminating the
need for external pull-up resistors to hold unused inputs.
This octal registered transceiver is designed for low-volt-
age (3.3V) V
CC
applications, but with the capability to pro-
vide a TTL interface to a 5V environment. The LVTH543 is
fabricated with an advanced BiCMOS technology to
achieve high speed operation similar to 5V ABT while
maintaining a low power dissipation.
Features
s
Input and output interface capability to systems at
5V V
CC
s
Bushold data inputs eliminate the need for external
pull-up resistors to hold unused inputs
s
Live insertion/extraction permitted
s
Power Up/Down high impedance provides glitch-free
bus loading
s
Outputs source/sink
−
32 mA/
+
64 mA
s
Functionally compatible with the 74 series 543
s
Latch-up performance exceeds 500 mA
s
ESD performance:
Human-body model
>
2000V
Machine model
>
200V
Charged-device model
>
1000V
Ordering Code:
Order Number
74LVTH543WM
74LVTH543MTC
Package Number
M24B
MTC24
Package Description
24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Descriptions
Pin Names
OEAB, OEBA
LEAB, LEBA
CEAB, CEBA
A
0
–A
7
Description
Output Enable Inputs
Latch Enable Inputs
Chip Enable Inputs
Side A Inputs or
3-STATE Outputs
B
0
–B
7
Side B Inputs or
3-STATE Outputs
© 2000 Fairchild Semiconductor Corporation
DS012448
www.fairchildsemi.com
74LVTH543
Logic Symbols
Functional Description
The LVTH543 contains two sets of D-type latches, with
separate input and output controls for each. For data flow
from A to B, for example, the A to B Enable (CEAB) input
must be LOW in order to enter data from the A Port or take
data from the B Port as indicated in the Data I/O Control
Table. With CEAB LOW, a low signal on (LEAB) input
makes the A to B latches transparent; a subsequent
LOW-to-HIGH transition of the LEAB line puts the A latches
in the storage mode and their outputs no longer change
with the A inputs. With CEAB and OEAB both LOW, the B
output buffers are active and reflect the data present on the
output of the A latches. Control of data flow from B to A is
similar, but using the CEBA, LEBA and OEBA.
IEEE/IEC
Data I/O Control Table
Inputs
Latch Status
CEAB
H
X
L
X
L
LEAB
X
H
L
X
X
OEAB
X
X
X
H
L
Latched
Latched
Transparent
—
—
Buffers
High Z
—
—
High Z
Driving
Output
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Note:
A-to-B data flow shown; B-to-A flow control is the same, except
using CEBA, LEBA, and OEBA.
Logic Diagram
Please not that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
74LVTH543
Absolute Maximum Ratings
(Note 1)
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
STG
Parameter
Supply Voltage
DC Input Voltage
DC Output Voltage
DC Input Diode Current
DC Output Diode Current
DC Output Current
DC Supply Current per Supply Pin
DC Ground Current per Ground Pin
Storage Temperature
Value
Conditions
Units
V
V
Output in 3-STATE
Output in HIGH or LOW State (Note 2)
V
I
<
GND
V
O
<
GND
V
O
>
V
CC
Output at HIGH State
V
O
>
V
CC
Output at LOW State
V
V
mA
mA
mA
mA
mA
−
0.5 to
+
4.6
−
0.5 to
+
7.0
−
0.5 to
+
7.0
−
0.5 to
+
7.0
−
50
−
50
64
128
±
64
±
128
−
65 to
+
150
°
C
Recommended Operating Conditions
Symbol
V
CC
V
I
I
OH
I
OL
T
A
Supply Voltage
Input Voltage
HIGH Level Output Current
LOW Level Output Current
Free-Air Operating Temperature
Input Edge Rate, V
IN
=
0.8V–2.0V, V
CC
=
3.0V
Parameter
Min
2.7
0
Max
3.6
5.5
Units
V
V
mA
−
32
64
−
40
0
85
10
°
C
ns/V
∆
t/
∆
V
Note 1:
Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions
beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.
Note 2:
I
O
Absolute Maximum Rating must be observed.
3
www.fairchildsemi.com
74LVTH543
DC Electrical Characteristics
Symbol
V
IK
V
IH
V
IL
V
OH
Parameter
Input Clamp Diode Voltage
Input HIGH Voltage
Input LOW Voltage
Output HIGH Voltage
V
CC
(V)
2.7
2.7–3.6
2.7–3.6
2.7–3.6
2.7
3.0
V
OL
Output LOW Voltage
2.7
2.7
3.0
3.0
3.0
I
I(HOLD)
I
I(OD)
I
I
Bushold Input Minimum Drive
Bushold Input Over-Drive
Current to Change State
Input Current
Control Pins
Data Pins
I
OFF
I
PU/PD
I
OZL
I
OZH
I
OZH
+
I
CCH
I
CCL
I
CCZ
I
CCZ
+
∆I
CC
Power Off Leakage Current
Power Up/Down 3-STATE
Output Current
3-STATE Output Leakage Current
3-STATE Output Leakage Current
3-STATE Output Leakage Current
Power Supply Current
Power Supply Current
Power Supply Current
Power Supply Current
Increase in Power Supply Current
(Note 5)
Note 3:
An external driver must source at least the specified current to switch from LOW-to-HIGH.
Note 4:
An external driver must sink at least the specified current to switch from HIGH-to-LOW.
Note 5:
This is the increase in supply current for each input that is at the specified voltage level rather than V
CC
or GND.
T
A
=−40°C
to
+85°C
Min
2.0
0.8
V
CC
−
0.2
2.4
2.0
0.2
0.5
0.4
0.5
0.55
75
−75
500
−500
10
±1
−5
1
±100
±100
−5
5
10
0.19
5
0.19
0.19
0.2
Max
−1.2
Units
V
V
V
V
V
V
V
V
V
V
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
mA
mA
mA
mA
mA
Conditions
I
I
= −18
mA
V
O
≤
0.1V or
V
O
≥
V
CC
−
0.1V
I
OH
= −100 µA
I
OH
= −8
mA
I
OH
= −32
mA
I
OL
=
100
µA
I
OL
=
24 mA
I
OL
=
16 mA
I
OL
=
32 mA
I
OL
=
64 mA
V
I
=
0.8V
V
I
=
2.0V
(Note 3)
(Note 4)
V
I
=
5.5V
V
I
=
0V or V
CC
V
I
=
0V
V
I
=
V
CC
0V
≤
V
I
or V
O
≤
5.5V
V
O
=
0.5V to 3.0V
V
I
=
GND or V
CC
V
O
=
0.0V
V
O
=
3.6V
V
CC
<
V
O
≤
5.5V
Outputs HIGH
A or B Port Outputs LOW
Outputs Disabled
V
CC
≤
V
O
≤
5.5V
Outputs Disabled
One Input at V
CC
−
0.6V
Other Inputs at V
CC
or GND
3.0
3.0
3.6
3.6
3.6
0
0–1.5V
3.6
3.6
3.6
3.6
3.6
3.6
3.6
3.6
Dynamic Switching Characteristics
Symbol
V
OLP
V
OLV
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
V
CC
(V)
3.3
3.3
(Note 6)
T
A
=
25°C
Conditions
Max
Units
V
V
C
L
=
50 pF, R
L
=
500Ω
(Note 7)
(Note 7)
Min
Typ
0.8
−0.8
Note 6:
Characterized in SOIC package. Guaranteed parameter, but not tested.
Note 7:
Max number of outputs defined as (n). n−1 data inputs are driven 0V to 3V. Output under test held LOW.
www.fairchildsemi.com
4
74LVTH543
AC Electrical Characteristics
T
A
= −40°C
to
+85°C
Symbol
Parameter
C
L
=
50 pF, R
L
=
500Ω
V
CC
=
3.3V
±
0.3V
Min
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
PZH
t
PZL
t
PHZ
t
PLZ
t
W
t
S
Propagation Delay
Data to Outputs
Propagation Delay
LE to A or B
Output Enable Time
OE to A or B
Output Disable Time
OE to A or B
Output Enable Time
CE to A or B
Output Disable Time
CE to A or B
Pulse Duration
Setup Time
LE LOW
A or B before LE, Data HIGH
A or B before LE, Data LOW
A or B before CE, Data HIGH
A or B before CE, Data LOW
t
H
Hold Time
A or B before LE, Data HIGH
A or B before LE, Data LOW
A or B before CE, Data HIGH
A or B before CE, Data LOW
t
OSHL
t
OSLH
Output to Output Skew (Note 8)
1.3
1.3
1.3
1.3
1.1
1.1
2.0
2.0
1.3
1.3
2.1
1.6
3.3
0.4
1.0
0.2
0.7
1.5
1.3
1.6
1.4
1.0
1.0
Max
4.4
4.6
5.4
5.8
5.5
6.1
5.7
5.3
5.9
6.2
5.8
5.4
V
CC
=
2.7V
Min
1.3
1.3
1.3
1.3
1.1
1.1
2.0
2.0
1.3
1.3
2.1
1.6
3.3
0.4
1.5
0.2
1.2
0.6
1.5
0.5
1.6
1.0
1.0
ns
ns
ns
Max
4.8
5.2
6.4
6.6
6.3
7.2
5.9
5.9
6.8
7.4
6.1
5.9
ns
Units
ns
ns
ns
ns
ns
ns
Note 8:
Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t
OSHL
) or LOW-to-HIGH (t
OSLH
).
Capacitance
Symbol
C
IN
C
I/O
(Note 9)
Parameter
Conditions
V
CC
=
0V, V
I
=
0V or V
CC
V
CC
=
3.0V, V
O
=
0V or V
CC
Typical
4
8
Units
pF
pF
Input Capacitance
Input/Output Capacitance
Note 9:
Capacitance is measured at frequency f
=
1 MHz, per MIL-STD-883B, Method 3012.
5
www.fairchildsemi.com
stm32/stm8
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
