电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

511JAA-CAAG

产品描述osc prog 1.8V lvds 50ppm 5x7mm
产品类别无源元件   
文件大小1MB,共26页
制造商Silicon
标准  
下载文档 全文预览

511JAA-CAAG概述

osc prog 1.8V lvds 50ppm 5x7mm

文档预览

下载PDF文档
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
关于MSP430F6638锁频环的 ,有没有人用过,帮忙解读一下,尤其是标注红色的的那两句
#include #include #include #include #include "dr_lcdseg.h" //调用段式液晶驱动头文件 #define XT2_FREQ 4000000 #define MCLK_FREQ 16000000 #define SMCLK_FREQ 400000 ......
wobuaihx 微控制器 MCU
笔记本电脑电源适配器—应对效率挑战
引言 不久之前,笔记本电脑的功能有限,如功率要求仅为50-70瓦(W)。近年来,功率要求攀升到100 W范围以上,但重量和尺寸的期望没有相应地改善。此外,需要满足规范中的低待机功率性能、外部电源 ......
ok123 电源技术
关于PCB高速信号走线中匹配电阻/电容 位置的摆放
大家好~请教个问题哦! 关于PCB走线时,经常看到有差分线/时钟线 有做了匹配电阻 匹配电容 ,想知道这些电容/电阻位置怎么摆放,放前端还是后端,对信号有啥影响! 图片中TX 是相对于CPU而 ......
hgy10086 PCB设计
请前辈指点下这条指令是什么意思?
MOV RO, R1, LSL #3 ;RO=R1*(2**3) 1. 这条指令注释中的*号是什么意思? 2. 这条指令注释中的2**3是什么意思,是2的3次方吗? 谢谢~~~~...
andy211457 嵌入式系统
绿创集团成功研制出欧Ⅲ排放标准汽油催化器
在著名的汽车污染控制专家,优秀留学归国创业人员姜鹏明博士的带领下,北京绿创环保集团——绿创环保股份有限公司承担的北京市重点科研项目《欧Ⅲ排放放标准汽油催化器研制及规模化生产》,于12 ......
frozenviolet 汽车电子
FPGA开发中全局复位置位(GSR)
469277 ...
至芯科技FPGA大牛 FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1308  82  2514  1385  35  11  6  8  49  15 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved