电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

511FCB-AAAG

产品描述osc prog 2.5V lvds 20ppm 5x7mm
产品类别无源元件   
文件大小1MB,共26页
制造商Silicon
标准  
下载文档 全文预览

511FCB-AAAG概述

osc prog 2.5V lvds 20ppm 5x7mm

文档预览

下载PDF文档
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
难忘2017+最重要的一年
本帖最后由 常见泽1 于 2018-1-5 18:28 编辑 2017已悄然逝去 等待我们的不只是2018 还有无尽的未来 工作篇 2017年由于各种原因(有基于未来规划的考虑,有基于对象异地的考虑,有基于 ......
常见泽1 聊聊、笑笑、闹闹
CBG201209U201T产品规格书
各位大神,谁有CBG201209U201T的产品规格书,给分享一下!!!!!!!!!!!!!!!!! ...
史蒂芬 测试/测量
ucos2的一个细节问题
延时函数OSTimeDly( ) 到底是怎么实现 延时的? 源代码中 根本看不出来啊 源代码如下:void OSTimeDly (INT16U ticks) { INT8U y; #if OS_CRITICAL_METHOD == 3 ......
lijian5113110 实时操作系统RTOS
关于FPGA开发板的储存器疑惑
看到市面上FPGA开发板都带有RAM和flash,以前专用存储芯片没怎么用,网上也大概了解了下,但是还是存在疑问 1、EP2C5以上板子都带SDRAM,作程序运行RAM么?SRAM比SDRAM快很多吧?是不是说SRAM ......
syaoraner FPGA/CPLD
Keil编译ADuC7029报错
新建完工程,选择复制ADuC702x.s。 自己添加了一个main.c,里面是空的。 试着编译了一下,立马报错。错误提示都是ADuC702x.s里的: 466140 可这个ADuC702x.s是Keil自动添 ......
johdon2323 ADI 工业技术
【急】向大家请教怎么用vhdl实现矩阵转置
怎么用VHDL实现8*8的矩阵转置,请大家指教,谢谢!...
qianyg 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1707  2695  1859  1569  2187  49  19  26  45  5 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved