电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

511JAA-BBAG

产品描述osc prog 1.8V lvds 50ppm 3.2x5mm
产品类别无源元件   
文件大小1MB,共26页
制造商Silicon
标准  
下载文档 全文预览

511JAA-BBAG概述

osc prog 1.8V lvds 50ppm 3.2x5mm

文档预览

下载PDF文档
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
到底是A比较长还是B比较长,你能说出原理吗?
到底是A比较长还是B比较长,你能说出原理吗? 202604 ...
qwqwqw2088 聊聊、笑笑、闹闹
示波器才是硬道理
示波器才是硬道理...
zxqwork stm32/stm8
关于webserver例程代码中的问题
while True: line = cl_file.readline() if not line or line == b'': break 其他部分基本能了解了但是这几句是什么意思?看不太明白,而且例程的webserver 只 ......
grey27 MicroPython开源版块
比利时研发不用电池的无线收发设备
比利时微电子研究中心(Imec)在近日举行的国际固态电路会议上报告了一种功耗仅为51微瓦的2.4GHz(吉赫兹)/915MHz(兆赫兹)自唤醒接收机。此一低功耗纪录为研发出不用电池或可自动捕获能量的 ......
linda_xia 模拟电子
四层PCB学习-RT5350无线路由PCB设计(2) PCB 布局、布线完成
利用周末的两天时间终于把任务基本完成了。时间仓促,难免会有很多问题,还请指正。 203985 原理图导入到PCB,模块化布局 203986 布局中 203987 布局基本 ......
mcu200689 PCB设计
Altera 文件( 编程配置,器件手册)
Altera 文件( 编程配置,器件手册)...
kg_tgm FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2169  2326  1290  1587  1951  19  11  58  46  2 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved