电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

511SAA-AAAG

产品描述osc prog 1.8V cmos 50ppm 5x7mm
产品类别无源元件   
文件大小1MB,共26页
制造商Silicon
标准  
下载文档 全文预览

511SAA-AAAG概述

osc prog 1.8V cmos 50ppm 5x7mm

文档预览

下载PDF文档
S i 5 1 0 / 5 11
C
R YS TA L
O
SCILLATOR
(XO) 100 kH
Z
Features
TO
250 MH
Z
Supports any frequency from
100 kHz to 250 MHz
Low jitter operation
2 to 4 week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO regulator for power
supply noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Runt suppression on OE and
power on
Industry standard 5 x 7 and
3.2 x 5 mm packages
Pb-free, RoHS compliant
–40
to 85
o
C operation
Si5602
Applications
SONET/SDH/OTN
Gigabit Ethernet
Fibre Channel/SAS/SATA
PCI Express
Ordering Information:
See page 14.
3G-SDI/HD-SDI/SDI
Telecom
Switches/routers
FPGA/ASIC clock generation
Pin Assignments:
See page 12.
Description
The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology
to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO
where a different crystal is required for each output frequency, the Si510/511
uses one fixed crystal and Silicon Labs’ proprietary DSPLL synthesizer to
generate any frequency across this range. This IC-based approach allows
the crystal resonator to provide enhanced reliability, improved mechanical
robustness, and excellent stability. In addition, this solution provides superior
supply noise rejection, simplifying low jitter clock generation in noisy
environments. Crystal ESR and DLD are individually production-tested to
guarantee performance and enhance reliability. The Si510/511 is factory-
configurable for a wide variety of user specifications, including frequency,
supply voltage, output format, output enable polarity, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long
lead times and non-recurring engineering charges associated with custom
frequency oscillators.
OE
1
4
V
DD
GND
2
3
CLK
Si510 (CMOS)
NC
OE
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Functional Block Diagram
V
DD
OE
Si510(LVDS/LVPECL/HCSL/
Dual CMOS)
OE
OE
1
1
2
2
3
3
6
6
5
5
4
4
V
DD
V
DD
CLK–
CLK–
CLK+
CLK+
Low Noise Regulator
Fixed
Frequency
Oscillator
Any-Frequency
0.1 to 250 MHz
DSPLL
®
Synthesis
CLK+
CLK–
NC
NC
GND
GND
GND
Si511(LVDS/LVPECL/HCSL/
Dual CMOS)
Rev. 1.2 7/15
Copyright © 2015 by Silicon Laboratories
Si510/511
EEWORLD大学堂----TI-RSLK 模块 16 - 转速计
TI-RSLK 模块 16 - 转速计:https://training.eeworld.com.cn/course/4675...
hi5 聊聊、笑笑、闹闹
STM32新手之项目工程创建
IAR STM32项目工程创建 最近学STM32单片机,觉得STM32库对于开发人员来说效率确实提高了不少,对于一些寄存器位的设置都用C语言结构体进行了封装,开发人员不用去记那些繁琐的寄存器地址位 ......
安_然 stm32/stm8
上拉电阻与下拉电阻
上拉电阻就是把不确定的信号通过一个电阻钳位在高电平,此电阻还起到限流的作用。同理,下拉电阻是把不确定的信号钳位在低电平。上拉电阻是指器件的输入电流,而下拉指的是输出电流。 那么 ......
fish001 模拟与混合信号
使用STLINK下载程序出错
利用STLINK给TM4C123GH6PZ,下载程序时出错。报错内容如下:开发环境是keil ...
豪小子丶 微控制器 MCU
如何克服解决串模干扰和共模干扰?
本帖最后由 changhui01 于 2018-6-19 21:33 编辑 本帖介绍串模干扰和共模干扰的概念,分析串模干扰和共模干扰形成原因,提供克服和消除串模干扰及共模干扰的具体方法。 1、什么是串模干扰 ......
changhui01 模拟电子
什么时候会有FPGA的团购呢?
想玩一下xilinx的FPGA,在QQ群和论坛也看到很多网友想学习一下! 想整块ZYBO或ZedBoard,不知道什么时候有机会坛内一块团购一块呀!哪怕学术价也是很不错的!哈哈...
wuyanyanke FPGA/CPLD

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 600  2607  2628  688  2800  9  29  33  26  47 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved