White Electronic Designs
EDI8F32128C
128KX32 STATIC RAM CMOS, HIGH SPEED MODULE
FEATURES
128Kx32 bit CMOS Static
Random Access Memory
Access Times: 15, 20, and 25ns
Individual Byte Selects
Fully Static, No Clocks
TTL Compatible I/O
Single +5V (±10%) Supply Operation
High Density Package with JEDEC Standard
Pinouts
64 Pin ZIP, No. 85
• Height: 13.97 (0.550")
64 Lead SIMM, No. 333
• Height: 15.62 (0.615")
Common Data Inputs and Outputs
DESCRIPTION
The EDI8F32128C is a high speed 4Mb Static RAM
module organized as 128K words by 32 bits. This module is
constructed from four 128Kx8 Static RAMs in SOJ packages
on an epoxy laminate (FR4) board.
Four chip enables (E0# - E3#) are used to independently
enable the four bytes. Reading or writing can be executed
on individual bytes or any combination of multiple bytes
through proper use of selects.
The EDI8F32128C is offered in 64 pin ZIP/SIMM package
which enables eight megabits of memory to be placed in
less than 1.4 square inches of board space.
All inputs and outputs are TTL compatible and operate from
a single 5V supply. Fully asynchronous circuitry requires no
clocks or refreshing for operation and provides equal access
and cycle times for ease of use.
The ZIP and SIMM modules contain two pins, PD1
and PD2, which are used to identify module memory
density in applications where alternate modules can be
interchanged.
FIG. 1 – PIN CONFIGURATIONS AND BLOCK DIAGRAM
PD0
DQ0
DQ1
DQ2
DQ3
V
CC
A7
A8
A9
DQ4
DQ5
DQ6
DQ7
W#
A14
E0#
E2#
A16
V
SS
DQ16
DQ17
DQ18
DQ19
A10
A11
A12
A13
DQ20
DQ21
DQ22
DQ23
V
SS
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
41
43
45
47
49
51
53
55
57
59
61
63
V
SS
PD1
DQ8
DQ9
DQ10
DQ11
A0
A1
A2
DQ12
DQ13
DQ14
DQ15
V
SS
A15
E1#
E3#
NC
G#
DQ24
DQ25
DQ26
DQ27
A3
A4
A5
V
CC
A6
DQ28
DQ29
DQ30
DQ31
PIN NAMES
AØ-A16
EØ#-E3#
W#
G#
DQØ-DQ31
V
CC
V
SS
Address Inputs
Chip Enables
Write Enables
Output Enable
Common Data Input/Output
Power (+5V ± 10%)
Ground
BLOCK DIAGRAM
A0 - A17
W#
G#
128Kx8
E0#
128Kx8
E1#
128Kx8
E2#
128Kx8
E3#
DQ24-31
DQ16-23
DQ8-15
DQ0-7
PD0 = OPEN
PD1 = OPEN
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
May 2006
Rev. 1
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
White Electronic Designs
ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to V
SS
Operating Temperature T
A
(Ambient)
Commercial
Industrial
Storage Temperature, Plastic
Power Dissipation
Output Current
-0.5V to 7.0V
0°C to +70°C
-40°C to +85°C
-55°C to +125°C
8.0 Watt
20 mA
Parameter
Supply Voltage
Supply Voltage
Input High Voltage
Input Low Voltage
Sym
V
CC
V
SS
V
IH
V
IL
Min
4.5
0
2.2
-0.3
EDI8F32128C
RECOMMENDED DC OPERATING CONDITIONS
Typ
5.0
0
--
--
Max
5.5
0
V
CC
+0.3V
0.8
Units
V
V
V
V
* Stress greater than those listed under "Absolute Maximum Ratings"
may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other
conditions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Levels
Output Load
V
SS
to 3.0V
5ns
1.5V
1TTL, CL = 30pF
(note: For TEHQZ, TGHQZ and TWLQZ, CL = 5pF)
DC ELECTRICAL CHARACTERISTICS
Parameter
Operating Power Supply Current
Standby (TTL) Power Supply Current
Full Standby Power Supply Current
CMOS
Input Leakage Current
Output Leakage Current
Output High Voltage
Output Low Voltage
Sym
I
CC1
I
CC2
I
CC3
I
LI
I
LO
V
OH
V
OL
Conditions
WE# = V
IL
, I/O = 0mA, Min Cycle
E#
≥
V
IH
, V
IN
≤
V
IL
or V
IN
≥V
IH
E#
≥
V
CC
-0.2V
V
IN
≥
V
CC
-0.2V or V
IN
≤
0.2V
V
IN
= 0V to V
CC
V I/O = 0V to V
CC
I
OH
= -4.0mA
I
OL
= 8.0mA
Min
—
—
—
—
—
2.4
—
Max
780
80
20
±10
±10
—
0.4
Units
mA
mA
mA
μA
μA
V
V
TRUTH TABLE
E#
H
L
L
L
W#
X
H
L
H
G#
X
L
X
H
Mode
Standby
Read
Write
Output Deselect
Output
HIGH Z
DOUT
DIN
HIGH Z
Power
I
CC3
I
CC1
I
CC1
I
CC1
CAPACITANCE
(f = 1.0MH
Z
, V
IN
=V
CC
or V
SS
)
Parameter
Address Lines
Data Lines
Chip Enable Line
Write Control Line
Sym
CI
CD/Q
CC
CN
Max
25
35
25
35
Unit
pF
pF
pF
pF
These parameters are sampled, not 100% tested.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
May 2006
Rev. 1
2
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
White Electronic Designs
AC CHARACTERISTICS READ CYCLE
Parameter
Read Cycle Time
Address Access Time
Chip Enable Access
Chip Enable to Output in Low Z (1)
Chip Disable to Output in High Z (1)
Output Hold from Address Change
Output Enable to Output Valid
Output Enable to Output in Low Z (1)
Output Disable to Output in High Z (1)
Note 1: Parameter guaranteed, but not tested.
EDI8F32128C
Symbol
JEDEC
TAVAV
TAVQV
TELQV
TELQX
TEHQZ
TAVQX
TGLQV
TGLQX
TGHQZ
Alt.
TRC
TAA
TACS
TCLZ
TCHZ
TOH
TOE
TOLZ
TOHZ
15ns
Min
15
Max
15
15
3
8
3
8
0
5
0
3
3
Min
20
20ns
Max
20
20
3
10
3
13
0
8
25ns
Min
25
Max
25
25
12
15
10
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
FIG. 2 READ CYCLE 1 - W# HIGH, G#, E# LOW
TAVAV
A
ADDRESS 1
TAVQV
Q
ADDRESS 2
TAVQX
DATA 1
DATA 2
FIG. 3 READ CYCLE 2 - W# HIGH
TAVAV
A
E#
TAVQV
TELQV
TELQX
TEHQZ
G#
TGLQV
TGLQX
Q
TGHQZ
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
May 2006
Rev. 1
3
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
White Electronic Designs
AC CHARACTERISTICS WRITE CYCLE
Parameter
Write Cycle Time
Chip Enable to End of Write
Address Setup Time
Address Valid to End of Write
Write Pulse Width
Write Recovery Time
Data Hold Time
Write to Output in High Z (1)
Data to Write Time
Output Active from End of Write (1)
Symbol
JEDEC
TAVAV
TELWH
TWLEH
TAVWL
TAVEL
TAVWH
TAVEH
TWLWH
TELEH
TWHAX
TEHAX
TWHDX
TEHDX
TWLQZ
TDVWH
TDVEH
TWHQX
Alt.
TWC
TCW
TCW
TAS
TAS
TAW
TAW
TWP
TWP
TWR
TWR
TDH
TDH
TWHZ
TDW
TDW
TWLZ
15ns
Min
15
12
12
0
0
12
12
12
12
0
0
3
3
0
7
7
3
Max
20ns
Min
20
15
15
0
0
15
15
15
15
0
0
3
3
0
8
8
3
Max
25ns
Min
25
15
15
0
0
15
15
15
15
0
0
3
3
0
8
8
3
Max
EDI8F32128C
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
9
9
9
Note 1: Parameter guaranteed, but not tested.
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
May 2006
Rev. 1
4
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
White Electronic Designs
FIG. 4 WRITE CYCLE 1 - W# CONTROLLED
EDI8F32128C
TAVAV
A
E#
TELWH
TAVWH
TWLWH
W#
D
TWLQZ
Q
TAVWL
TDVWH
TWHDX
TWHQX
TWHAX
DATA VALID
HIGH Z
FIG. 5 WRITE CYCLE 2 - E# CONTROLLED
TAVAV
A
TAVEL
E#
TAVEH
TWLEH
W#
TDVEH
D
Q
HIGH Z
TEHDX
DATA VALID
TEHAX
TELEH
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
May 2006
Rev. 1
5
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
