电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

CY27C256-70JC

产品描述32K x 8-Bit CMOS EPROM
产品类别存储    存储   
文件大小170KB,共11页
制造商Cypress(赛普拉斯)
下载文档 全文预览

CY27C256-70JC概述

32K x 8-Bit CMOS EPROM

文档预览

下载PDF文档
1CY 27C2 56
fax id: 3013
CY27C256
32K x 8-Bit CMOS EPROM
Features
• Wide speed range
— 45 ns to 200 ns (commercial and military)
• Low power
— 248 mW (commercial)
— 303 mW (military)
• Low standby power
— Less than 83 mW when deselected
±10%
Power supply tolerance
able in a CerDIP package equipped with an erasure window
to provide for reprogrammability. When exposed to UV light,
the EPROM is erased and can be reprogrammed. The mem-
ory cells utilize proven EPROM floating gate technology and
byte-wide intelligent programming algorithms.
The CY27C256 offers the advantage of lower power and su-
perior performance and programming yield. The EPROM cell
requires only 12.5V for the super voltage, and low current re-
quirements allow for gang programming. The EPROM cells
allow each memory location to be tested 100% because each
location is written into, erased, and repeatedly exercised prior
to encapsulation. Each EPROM is also tested for AC perfor-
mance to guarantee that after customer programming, the
product will meet both DC and AC specification limits.
Reading the CY27C256 is accomplished by placing active
LOW signals on OE and CE. The contents of the memory location
addressed by the address lines (A
0
- A
14
) will become available on
the output lines (O
0
- O
7
).
Functional Description
The CY27C256 is a high-performance 32,768-word by 8-bit
CMOS EPROM. When disabled (CE HIGH), the CY27C256
automatically powers down into a low-power stand-by mode.
The CY27C256 is packaged in the industry standard 600-mil
DIP, PLCC, and TSOP packages. The CY27C256 is also avail-
Logic Block Diagram
A
14
A
13
A
12
A
11
A
10
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
POWER–DOWN
O
1
COLUMN
ADDRESS
O
2
O
3
ADDRESS
DECODER
O
4
ROW
ADDRESS
256 x 1024
PROGRAMABLE
ARRAY
8 x 1 OF 128
MULTIPLEXER
O
7
Pin Configurations
DIP/Flatpack
O
6
V
PP
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
O
0
O
1
O
2
GND
1
28
2
27
3
26
4
25
5
24
6 27C256 23
22
7
8
21
9
20
10
19
11
18
12
17
13
16
14
15
V
CC
A
14
A
13
A
8
A
9
A
11
OE
A
10
CE
O
7
O
6
O
5
O
4
O
3
27c256–2
LCC/PLCC
[1]
4 3 2 1 32 31 30
29
5
28
27C256
6
27
7
26
8
25
9
24
10
23
11
22
12
21
13
14151617 181920
O
5
A
6
A
5
A
4
A
3
A
2
A
1
A
0
NC
O
0
A
8
A
9
A
11
NC
OE
A
10
CE
O
7
O
6
27c256–3
O
0
CE
27c256–1
OE
Note:
1. For PLCC only: Pins 1 and 17 are common and tied to the die attach pad. They must therefore be DU (don’t use) for the PLCC package.
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134 •
408-943-2600
May 1993 – Revised August 1994

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 677  1377  1250  804  1003  23  19  21  42  30 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved