DATASHEET
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
IDT74SSTUBH32865A
The IDT74SSTUBH32865A includes a parity checking
function. The IDT74SSTUBH32865A accepts a parity bit
from the memory controller at its input pin PARIN,
compares it with the data received on the D-inputs and
indicates whether a parity error has occurred on its
open-drain PTYERR pin (active LOW).
Description
This 28-bit 1:2 registered buffer with parity is designed for
1.7V to 1.9V V
DD
operation.
All clock and data inputs are compatible with the JEDEC
standard for SSTL_18. The control inputs are LVCMOS. All
outputs are 1.8 V CMOS drivers that have been optimized
to drive the DDR2 DIMM load. The IDT74SSTUBH32865A
operates from a differential clock (CLK and CLK). Data are
registered at the crossing of CLK going high, and CLK
going low.
The device supports low-power standby operation. When
the reset input (RESET) is low, the differential input
receivers are disabled, and undriven (floating) data, clock
and reference voltage (V
REF
) inputs are allowed. In
addition, when RESET is low all registers are reset, and all
outputs except PTYERR are forced low. The LVCMOS
RESET input must always be held at a valid logic high or
low level.
To ensure defined outputs from the register before a stable
clock has been supplied, RESET must be held in the low
state during power up.
In the DDR2 RDIMM application, RESET is specified to be
completely asynchronous with respect to CLK and CLK.
Therefore, no timing relationship can be guaranteed
between the two. When entering reset, the register will be
cleared and the outputs will be driven low quickly, relative to
the time to disable the differential input receivers. However,
when coming out of reset, the register will become active
quickly, relative to the time to enable the differential input
receivers. As long as the data inputs are low, and the clock
is stable during the time from the low-to-high transition of
RESET until the input receivers are fully enabled, the
design of the IDT74SSTUBH32865A must ensure that the
outputs will remain low, thus ensuring no glitches on the
output.
The device monitors both DCS0 and DCS1 inputs and will
gate the Qn outputs from changing states when both DCS0
and DCS1 are high. If either DCS0 and DCS1 input is low,
the Qn outputs will function normally. The RESET input has
priority over the DCS0 and DCS1 control and will force the
Qn outputs low and the PTYERR output high. If the
DCS-control functionality is not desired, then the
CSGateEnable input can be hardwired to ground, in which
case, the setup-time requirement for DCS would be the
same as for the other D data inputs.
Features
•
Double Drive strength for heavily-loaded DIMM
•
•
•
•
•
applications
28-bit 1:2 registered buffer with parity check functionality
Supports SSTL_18 JEDEC specification on data inputs
and outputs
Supports LVCMOS switching levels on CSGateEN and
RESET inputs
Low voltage operation: V
DD
= 1.7V to 1.9V
Available in 160-ball LFBGA package
Applications
•
DDR2 Memory Modules
•
Provides complete DDR DIMM solution with
•
ICS98ULPA877A or IDTCSPUA877A
Ideal for DDR2 400, 533, 667, and 800
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
1
IDT74SSTUBH32865A
7103/10
IDT74SSTUBH32865A
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
COMMERCIAL TEMPERATURE GRADE
Ball Assignment
Signal Group
Ungated Inputs
Chip Select Gated
Inputs
Signal Name
DCKE0, DCKE1,
DODT0, DODT1
D0 ... D21
Type
SSTL_18
SSTL_18
Description
DRAM function pins not associated with Chip Select.
DRAM inputs, re-driven only when Chip Select is
LOW.
DRAM Chip Select signals. These pins initiate DRAM
address/command decodes, and as such at least one
will be low when a valid address/command is present.
The register can be programmed to re-drive all
D-inputs only (CSGateEN high) when at least one
Chip Select input is LOW.
Outputs of the register, valid after the specified clock
count outputs and immediately following a rising edge
of the clock.
Input parity is received on pin PARIN and should
maintain odd parity across the D0...D21 inputs, at the
rising edge of the clock.
When LOW, this output indicates that a parity error
was output identified associated with the address
and/or command inputs. PTYERR will be active for
two clock cycles, and delayed by an additional clock
cycle for compatibility with final parity out timing on
the industry-standard DDR-II register with parity (in
JEDEC definition).
Chip Select Inputs
DCS0, DCS1
SSTL_18
Re-Driven
Q0A...Q21A,
Q0B...Q21B,
QCSnA,B
QCKEnA,B,
QODTnA,B
PARIN
SSTL_18
Parity Input
SSTL_18
Parity Error
PTYERR
Open Drain
Program Inputs
CSGateEN
Chip Select Gate Enable. When HIGH, the D0..D21
inputs will be latched only when at least one Chip
1.8V LVCMOS Select input is LOW during the rising edge of the
clock. When LOW, the D0...D21 inputs will be latched
and redriven on every rising edge of the clock.
SSTL_18
Differential master clock input pair to the register. The
register operation is triggered by a rising edge on the
positive clock input (CLK).
Must be connected to a logic LOW or HIGH.
Asynchronous reset input. When LOW, it causes a
reset of the internal latches, thereby forcing the
1.8V LVCMOS
outputs LOW. RESET also resets the PTYERR
signal.
0.9V nominal
Input reference voltage for the SSTL_18 inputs. Two
pins (internally tied together) are used for increased
reliability.
Clock Inputs
CLK, CLK
MCL, MCH
RESET
Miscellaneous
Inputs
V
REF
28-BIT 1:2 REGISTERED BUFFER FOR DDR2
4
IDT74SSTUBH32865A
7103/10
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
