电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

5962R9664101VXC

产品描述4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14
产品类别逻辑    逻辑   
文件大小100KB,共21页
制造商Renesas(瑞萨电子)
官网地址https://www.renesas.com/
下载文档 详细参数 选型对比 全文预览

5962R9664101VXC概述

4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14

5962R9664101VXC规格参数

参数名称属性值
零件包装代码DFP
包装说明DFP, FL14,.3
针数14
Reach Compliance Codeunknown
其他特性RADIATION HARDENED
系列4000/14000/40000
JESD-30 代码R-CDFP-F14
JESD-609代码e4
长度9.525 mm
负载电容(CL)50 pF
逻辑集成电路类型NAND GATE
最大I(ol)0.00064 A
功能数量4
输入次数2
端子数量14
最高工作温度125 °C
最低工作温度-55 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装代码DFP
封装等效代码FL14,.3
封装形状RECTANGULAR
封装形式FLATPACK
电源5/15 V
Prop。Delay @ Nom-Sup513 ns
传播延迟(tpd)513 ns
认证状态Not Qualified
施密特触发器YES
筛选级别MIL-PRF-38535 Class V
座面最大高度2.92 mm
最大供电电压 (Vsup)18 V
最小供电电压 (Vsup)3 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层GOLD
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
总剂量100k Rad(Si) V
宽度6.285 mm
Base Number Matches1

文档预览

下载PDF文档
REVISIONS
LTR
A
DESCRIPTION
Changes in accordance with NOR 5962-R219-97.
DATE (YR-MO-DA)
97-04-04
APPROVED
Monica L. Poelking
B
Changes in accordance with NOR 5962-R423-97.
97-08-08
Raymond Monnin
C
Incorporate revisions A and B. Update boilerplate to MIL-PRF-38535
requirements. Editorial changes throughout. – LTG
03-07-02
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
C
15
C
16
C
17
C
18
REV
SHEET
PREPARED BY
Marcia B. Kelleher
C
19
C
20
C
1
C
2
C
3
C
4
C
5
C
6
C
7
C
8
C
9
C
10
C
11
C
12
C
13
C
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
CHECKED BY
Monica L. Poelking
APPROVED BY
Monica L. Poelking
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216
http://www.dscc.dla.mil
DRAWING APPROVAL DATE
95-12-27
MICROCIRCUIT, DIGITAL, RADIATION
HARDENED CMOS, QUAD 2-INPUT NAND
SCHMITT TRIGGER, MONOLITHIC SILICON
AMSC N/A
REVISION LEVEL
SIZE
CAGE CODE
C
A
SHEET
67268
1 OF
20
5962-96641
DSCC FORM 2233
APR 97
DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.
5962-E409-03

5962R9664101VXC相似产品对比

5962R9664101VXC 5962R9664102VCC 5962R9664101V9A 5962R9664102VXC 5962R9664102V9A 5962R9664101VCC
描述 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, UUC14, DIE-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDFP14, CERAMIC, DFP-14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, UUC14 4000/14000/40000 SERIES, QUAD 2-INPUT NAND GATE, CDIP14
零件包装代码 DFP DIP DIE DFP DIE DIP
包装说明 DFP, FL14,.3 DIP, DIP14,.3 DIE, DIE OR CHIP DFP, FL14,.3 DIE, DIE OR CHIP DIP, DIP14,.3
针数 14 14 14 14 14 14
Reach Compliance Code unknown unknown unknown unknown unknown unknow
系列 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000 4000/14000/40000
JESD-30 代码 R-CDFP-F14 R-CDIP-T14 R-XUUC-N14 R-CDFP-F14 R-XUUC-N14 R-CDIP-T14
JESD-609代码 e4 e4 e0 e4 e0 e4
负载电容(CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
逻辑集成电路类型 NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE NAND GATE
功能数量 4 4 4 4 4 4
输入次数 2 2 2 2 2 2
端子数量 14 14 14 14 14 14
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
封装主体材料 CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED CERAMIC, METAL-SEALED COFIRED
封装代码 DFP DIP DIE DFP DIE DIP
封装等效代码 FL14,.3 DIP14,.3 DIE OR CHIP FL14,.3 DIE OR CHIP DIP14,.3
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 FLATPACK IN-LINE UNCASED CHIP FLATPACK UNCASED CHIP IN-LINE
电源 5/15 V 5/15 V 5/15 V 5/15 V 5/15 V 5/15 V
传播延迟(tpd) 513 ns 513 ns 513 ns 513 ns 513 ns 513 ns
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
施密特触发器 YES YES YES YES YES YES
筛选级别 MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
最大供电电压 (Vsup) 18 V 18 V 18 V 18 V 18 V 18 V
最小供电电压 (Vsup) 3 V 3 V 3 V 3 V 3 V 3 V
标称供电电压 (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
表面贴装 YES NO YES YES YES NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
端子面层 GOLD GOLD TIN LEAD GOLD TIN LEAD GOLD
端子形式 FLAT THROUGH-HOLE NO LEAD FLAT NO LEAD THROUGH-HOLE
端子位置 DUAL DUAL UPPER DUAL UPPER DUAL
总剂量 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V 100k Rad(Si) V
最大I(ol) 0.00064 A 0.00064 A - 0.00064 A - 0.00064 A
Prop。Delay @ Nom-Sup 513 ns 513 ns 513 ns 513 ns 513 ns -
端子节距 1.27 mm 2.54 mm - 1.27 mm - 2.54 mm
Base Number Matches 1 1 1 1 1 -

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 403  2860  2711  1075  2117  16  42  59  47  52 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved